VXI VT1433B manual The A24 Registers, The A24 registers are defined as follows

Models: VT1433B

1 203
Download 203 pages 12.71 Kb
Page 178
Image 178
The A24 Registers

VT1433B User's Guide

Register Definitions

The A24 Registers

The following A24 registers are accessible at the base address defined by the device’s offset Register. The registers at offsets 0 to E16 are not accessible using longword (D32) accesses. The registers at offsets 1016 to FFFFF16 may be accessed by any of the of the D08(EO), D16 or D32 modes.

FFFFF16 8000 016

7FFFF16 3000 016

2FFFF16 2000 016

1FFFF16 0004 F16

0003 F16

0000 016

Movable DSP Bus Window

Fixed DSP

Bus Window

Send/Receive Data Registers

Fixed DSP

Bus Window

VXI Bus A16

Registers

The A24 registers are defined as follows:

￿VXI Bus A16 Registers: These are the same registers accessed at the device’s A16 base address.

￿Fixed DSP Bus Window: Accesses to this region are mapped to the corresponding locations at the base of the internal DSP’s memory map, also accessible through Page 0 of the moveable DSP bus window.

￿Send/Receive Data Registers: Accesses to any address in this region will read/write the Send and Receive Data registers defined in the A16 register set. VME Bus D32 Block Transfers are supported for these addresses only.

￿Movable DSP Bus Window: Accesses to this region are mapped (by the Page Map register) to different 512 kB regions of the internal DSP bus.

A-4

Page 178
Image 178
VXI VT1433B manual The A24 Registers, The A24 registers are defined as follows