Agilent Technologies manual Test the next channels 1680/81A, AD and 1690/91A, AD

Page 56

Chapter 3: Testing Performance

To test the multiple-clock state acquisition

have been configured with Falling Edge.

dClick OK to close the Analyzer Setup dialog.

9Verify the test data:

a Click the Run icon.

b If you have not already done so, do “Set up the Markers:” on page 34.

c If the "can't find 4096 occurence(s)" message does not appear, the test passes.

The test passes when the logic analyzer finds all occurances of the patterns programmed into the Markers. If the test passes, record a "Pass" in the performance test record under single-clock single-edge next to the clock and edge being tested.

10Test the next setup/hold combination: a Click the Bus/Signal Setup icon.

b Disconnect the clock just tested from the pulse generator.

c Repeat steps 1 through 10 for the next setup/hold combination listed in step 1 in page 52.

When aligning the data and clock waveforms using the oscilloscope, align the

waveforms according to the setup time of the setup/hold combination being tested, +0.0 ps or −100 ps.

Test the next channels (1680/81A, AD and 1690/91A, AD)

Connect the next combination of data channels and clock channels, then repeat the previous test.

Start with “Connect and configure the logic analyzer” on page 49, connect the next combination, then continue through the complete test.

56

Image 56

Contents Agilent Technologies 1680/90-Series Logic Analyzer Features Agilent 1680/90-Series Logic Analyzer-At a GlanceService Strategy This Book Contents To test the multiple-clock state acquisition Troubleshooting Theory of Operation General Information Accessories Accessories Supplied Agilent Part NumberSpecifications CharacteristicsFull Channel Channel CountProbes Dimensions Recommended Test Equipment Equipment RequiredPreparing for Use Power Requirements To inspect the logic analyzerTo apply power To connect the 1690A,AD-series logic analyzer to a host PCTo test the logic analyzer To clean the logic analyzerTo start the user interface Testing Performance Test Interval Qty To make the test connectorsMaterials Required Description To make the test connectors To set up the test equipment and the logic analyzer Set up the test equipmentEquipment Required Critical Specifications Pulse Generator Setup Timebase Channel TriggerChannel Define meas Set up the 1680A,AD-series logic analyzerOscilloscope Setup Acquisition Display Trigger Shift ∆ Time Set up the 1690A,AD-series logic analyzer To perform the logic analyzer self-testsSet the reporting level Click Close to close the Analysis System Self Tests dialog Set up the equipment To test the threshold accuracyConnect and configure the logic analyzer Test the ECL Threshold Test the 0 V User Threshold Test the next pod To set up the logic analyzer for the state mode tests To set up the logic analyzer for the state mode tests Click OK to close the Value dialog To set up the logic analyzer for the state mode tests To test the single-clock, single-edge, state acquisition Combinations Channel 2 Output Channel 1 OutputCombination Channel 2 Output Verify the test signal Check the setup/hold combination Setup/Hold Combinations Test Sample Position Times WindowTo test the single-clock, single-edge, state acquisition Following clock configurations will be used in steps 4, 5, To test the single-clock, single-edge, state acquisition Following clock configurations will be used in steps 9, 10 To test the single-clock, single-edge, state acquisition Test the next channels 1680/81A,AD and 1690/91A,AD To test the multiple-clock state acquisition 1680A, AD or 1690A, AD only 1682A, AD or 1692A, AD only Verify the test signal 2.0 ns 4.50 ns +3.0 ns To test the multiple-clock state acquisition To test the multiple-clock state acquisition Enable the pulse generator channel 1 Comp with the LED on Test the next channels 1680/81A, AD and 1690/91A, AD Modify the following pulse generator settings To test the single-clock, multiple-edge, state acquisition1680A,AD or 1690A,AD only Pod 2, channel 1682A,AD or 1692A,AD only Pod 1, channel Verify the test signal Check the setup/hold with single clock, multiple clock edges To test the single-clock, multiple-edge, state acquisition Following clock configurations will be used in steps 3, 4, To test the single-clock, multiple-edge, state acquisition Test the next channels 1680/81A,AD and 1690/91A,AD To test the time interval accuracy Function Generator Setup To test the time interval accuracy Acquire and verify the test data Click the Run icon to fill acquisition memoryTo test the time interval accuracy Test Settings Results Self-Tests Performance Test RecordThreshold AccuracyMultiple-Clock Multiple-Edge Acquisition Performance Test Record Settings ResultsEdge Acquisition Performance Test Record Settings Results Single-Clock Time IntervalPerformance Test Record Calibrating and Adjusting Logic analyzer calibration Troubleshooting To install the fan guard To use the flowcharts Troubleshooting the Agilent 1680A,AD-series StartReplace Power supply Are both instrument Yes Possible problem with LCD display, inverter, or cables Does the blue Uninstall, then reinstall Agilent Logic Analyzer application Possible problem with To check the power-up tests To test the power supply voltagesPower Supply Voltages Pin VoltageTo test the LCD display signals Equipment Required Critical Specification To test disk drive voltagesDisk Drive Voltages Pin No Signal Disk Drive Voltages Pin Signals Pin No To verify the CD-ROMTo recover the operating system To reinstall the operating systemProblems with the Operating System Troubleshooting the Agilent 1690A,AD-series Yes Is the power cord Connected? Consult host PC Test pass? To verify connectivity Task ManagerDevice Manager 100101 102 103 General TroubleshootingTo run the self-tests 104 105 Acquisition board status LEDs 106To test the logic analyzer probe cables 107108 109 To check the BNC Trigger input/output signals 110On the DC source, enter a voltage setting of 3.000 111To test the auxiliary power Digital Multimeter005% accuracy 112Replacing Assemblies 1131680A,AD-series disassembly/assembly Prepare the instrument for disassemblyTo remove the chassis from the sleeve 114To remove the acquisition board 115116 To remove the power supply 117To remove the hard disk drive 118To remove the CD-ROM drive assembly 119To remove the flexible disk drive 120121 To remove the PCI boards 122To remove the motherboard 123Transfer the I/O panel to the replacement board 124125 To remove the front panel assembly 126Reverse this procedure to install the front panel assembly 127To disassemble the front panel assembly 128To remove the distribution board 129To remove the inverter board 130To remove the fans 131To remove the cable tray 1321690A,AD-series disassembly/assembly 133To remove the fascia 134Remove the fascia away from the front panel 135136 To remove the deck 137138 139 To remove the line filter 140To remove the front panel and front frame 141142 Replaceable Parts 143Replaceable Parts Ordering 144145 Replaceable Parts ListSee Also Exploded View Agilent 1680A,AD-Series Replaceable Parts Replaceable Parts Ref. DesExchange Assemblies 1470515-0372 148149 150 Front Panel Assembly 151152 Exploded View Agilent 1690A,AD-Series Replaceable Parts 154155 156 Power Cables and Plug Configurations 157158 Plug Type Cable Plug Description Length Color Country In/cmTheory of Operation 159Agilent 1680A,AD-Series Logic Analyzer Block Diagram 160 Block-Level TheoryAgilent 1680A,AD-series Logic Analyzer Theory 161Power Supply Logic Acquisition Board Block DiagramAcquisition Board 162163 164 165 Power Distribution BoardFront Panel Board Agilent 1690A,AD-series Logic Analyzer Theory 166Power-up Self-Tests 1680A,AD-series Self-Tests DescriptionsConnectivity Tests 1690A,AD-series 167Acquisition Board Self Tests 168Logic Analyzer Self-Tests 169170 171 172 Manual Part Number Technology Licenses

Related manuals

Manual 28 pages 5.89 Kb