Intel 536EX manual Intel Confidential, Error Correction and Data Compression, +ES=m, see ‘m’

Page 63
+ES=m

Error Correction and Data Compression

Table 21. V.44/V.42/V.42 bis and MNP Data Modem Command Descriptions (Continued)

Command Default

Description

Error Control Selection: The +ES=m command controls the operation of the V.42 error detection and correction protocol in the DCE. Once a connection has been established between the DCE and DTE, the <orig_rqst> subparameter can put the interface into synchronous access mode. In the default settings, synchronous access mode is disabled. To change modes, send another +ES command.

+ES=1,0,1

Buffered mode

+ES=4,4,6

MNP reliable mode

+ES=3,0,2*

V.42 autoreliable mode

+ES=3,2,4

V.42 reliable mode

+ES=2,3,5

LAPM reliable mode

+ES=6, ,8

Synchronous access mode

m= <orig_rqst>, <orig_fbk>, <ans_fbk> Defaults: m = 3, 0, 2

<orig_rqst> Specifies the initial requested mode of operation when the DCE is the originator. If <orig_rqst>=6, the modem ignores the <orig_fbk> setting.

Range: 1–4, 6

0Reserved.

1Initiate call with buffered mode only.

2Initiate V.42 without detection phase. If V.80 mode is in use, this is a request to disable V.42 detection phase.

 

3*

Initiate V.42 with detection phase.

 

4

Initiate alternate protocol.

 

6

Initiate synchronous access mode when connection is completed and when in data state.

 

<orig_fbk> Specifies the acceptable fallback mode of operation when the DCE is the originator. This

 

setting is ignored if <orig_rqst>=6.

+ES=m

Range: 0–2, 4

see ‘m’

Error control optional (either LAPM or alternative acceptable). If error control is not

 

0*

 

 

established, maintain the DTE-DCE data rate and use the V.14 buffered mode with flow

 

 

control during non-error control operation.

1Error control optional (either LAPM or alternative acceptable). If error control is not established, change the DTE-DCE data rate to match the line rate and use direct mode.

2Error control required (either LAPM or alternative acceptable). If error control is not established, disconnect.

3Reserved.

4Error control required (only alternative protocol acceptable). If error control is not established, disconnect.

<ans_fbk> Specifies the acceptable fallback mode of operation when the DCE is the answerer.

Range: 1, 2, 4–6, 8

0Direct mode.

1Error control disabled, use buffered mode.

2*

Error control optional (either LAPM or alternative acceptable). If error control is not

 

established, maintain the DTE-DCE data rate and use local buffering and flow control during

 

non-error control operation.

3Reserved.

4Error control is required (either LAPM or alternative is acceptable). If error control is not established, disconnect.

5Error control required (only LAPM acceptable). If error control is not established, disconnect.

6Error control required (only the alternative protocol is acceptable). If error control is not established, disconnect.

8

Initiate synchronous access mode when the connection is complete and data state is entered.

NOTE: An asterisk (*) denotes the factory-default setting.

536EX Chipset Developer’s Manual

63

Intel Confidential

Page 62 Page 64
Image 63
Page 62 Page 64
Contents 536EX Chipset Developer’s ManualJanuary 536EX Chipset Developer’s Manual Intel ConfidentialContents ContentsFigures Tables Description Revision HistoryDate Revision1.1Controllerless Modem Driver Overview IntroductionKernel - ring0 Figure 1. WDM Driver Block Diagram1.1.2Windows 95 and Windows User applications1.2V.90/V.92 and V.34 Data Modes Figure 2. VxD Mini Port Driver Block Diagram1.3Modem Connection Overview Table 1. DTE-to-DCEData Rates for Each Mode Table 2. DCE-to-DCEData Rates for Each ModeTable 3. DCE-to-ISPData Rates for V.90 Mode Table 4. DTE-ModemData Rate Response Codes 1.4.1Sending Commands1.4.3Dial Modifier 1.4.2AT Escape SequencesAT Command Summary Tables AT Command Summary TablesTable 5. Data Mode Command Summary Table 5. Data Mode Command Summary Continued Result code type 536EX Chipset Developer’s Manual Generate data mode calling tone Table 6. V.44/V.42/V.42 bis MNP Command Summary 536EX Chipset Developer’s Manual Table 8. Fax Class 1 Command Summary Table 7. Fax Identity Command SummaryTable 10. Voice DTE→DCE Character Pairs Table 9. IS-101Voice Command SummaryTable 11. Voice DTE←DCE Character Pairs Table 10. Voice DTE→DCE Character Pairs ContinuedTable 11. Voice DTE←DCE Character Pairs Continued Table 12. Dial ModifiersTable 13. S-RegisterSummary Table 13. S-RegisterSummary Continued Data Mode AT COMMANDS Data Mode AT COMMANDS•ATW2 Table 14. Data Reporting Wn MappingFigure 3. Example of a Remote Connection ATW0Data Mode AT COMMANDS +FMFR?, +FMDL?, +FREV? 3.6Online Command Mode Escape Codes, On 3.7Hanging Up Hn, S10, Zn, &D23.8Modem-to-ModemConnection Data Rates Data Mode AT COMMANDS +++AT +PMH=0+PCW=0 +VCID=1Data Mode AT COMMANDS hook to connect the call. Now you can answer the phone and talk. After completing your voice conversation, the modem will issue another +PMHF and ATO command to initiate a Quick Connect. If the server rejects the request to go on hold, the user can stay on line ATO command issued or disconnect from his initial data connection ATH command issued Table 16. Supported Modulation Types 3.9.1Local Analog Loopback AT&T1 3.9Diagnostic Testing S18, &TnLocal Modem or Test Modem 3.9.2Local Analog Loopback With Self-TestAT&T8LOCAL MODEM Figure 6. Local Analog Loopback TestLicensing Requirements for Hayes Escape Sequence 3.10.1Time-IndependentEscape Sequence<char1><char2><char3><AT command><contents of S3> Formatchar1 = char2 = char3 = escape character S2 3.10.2Hayes* Escape Sequence Table 18. Data Mode Command DescriptionsData Mode AT COMMANDS Sn=x Data Mode AT COMMANDS Intel Confidential536EX Chipset Developer’s Manual 536EX Chipset Developer’s Manual AT&V0 Data Mode AT COMMANDS Command Default IndicationDefinition 1, 0, Data Mode AT COMMANDS +ESR +ETBM1, 1, +ILRR=m +GMR+GSN +IFC536EX Chipset Developer’s Manual see ‘m’ <carrier>Description +MS=m+PMHR +PHSW=+PMHF <value>Data Mode AT COMMANDS Error Correction and Data Compression4 Error Correction and Data CompressionTable 19. Operating Modes NOTES Table 20. Resulting +ES Connection TypesError Correction and Data Compression Intel Confidential536EX Chipset Developer’s Manual Error Correction and Data Compression <max string> +DR=mdirection +DS=m+EFCS=m 3768+ER=m +ES=m Fax Class 1 AT Commands Fax Class 1 AT Commands5.1Fax Identity Commands 5.2Fax Class 1 CommandsTable 23. <mod> Selection Table Figure 8. T.30 HDLC Frame Format Table 24. Fax Mode Command Descriptions shown in Table 23 on page Table 24. Fax Mode Command Descriptions Continued+FRH=m Refer to Table 23 on page+FTH=m IS-101Voice Mode AT Commands IS-101Voice Mode AT CommandsTable 25. Voice Mode Command Descriptions 6.1DTMF Detection Reporting6.2Relay Control m = <deassert>, <assert> +FLO=m+VDR=m m=<enable>, <report>+VEM=m m = <mask>Intel Confidential +VIP +VLS=m Preassigned Voice I/O LabelsRelay/Playback Control: cont Voice I/O Primitive Codes+VRX m = <sds>, <sdi>+VSD=m m= <cml>, <vsr>, <scs>, <sel> +VSM=mTransmission: Range: +VSP=m Compression Method Selection: contfactory default is ‘0’ none +VTS=mDTMF and Tone Generation: cont CommandDefault DescriptionS-Registers Table 26. S-RegisterCommand DescriptionsS-Registers Intel Confidential S-Registers536EX Chipset Developer’s Manual Intel Confidential S-Registers536EX Chipset Developer’s Manual Intel Confidential S-Registers536EX Chipset Developer’s Manual Intel Confidential Caller ID Caller IDTable 27. Caller ID Tags for Formatted Reporting NMBR = RING DATE = TIME = NMBR = NAME = DOE JOHN MESG =RING RING <DLE> RFigure 11. UART Emulation in Intelsdb.VxD Parallel Host Interface 16C450/16C550AUART Parallel Host Interface 16C450/16C550A UARTUART Receiver Flow Diagram UART Transmitter Flow DiagramNAME REGISTERBIT NUMBER ADDRESSFigure 15. Modem Status Register MSR 9.2.1Scratch Register SCR9.2.2Modem Status Register MSR Figure 14. Scratch Register SCRFigure 16. Line Status Register LSR 9.2.3Line Status Register LSRFigure 18. Line Control Register LCR 9.2.4Modem Control Register MCR9.2.5Line Control Register LCR Figure 17. Modem Control Register MCR9.2.6FIFO Control Register FCR RegisterFigure 19. FIFO Control Register FCR 9.2.7Interrupt Identity Register IIR Figure 20. Interrupt Identity Register IIRTable 28. Interrupt Control Functions Figure 22. Transmitter Holding Register THR 9.2.8Interrupt Enable Register IERFigure 21. Interrupt Enable Register IER 9.2.9Transmitter Holding Register THRFigure 24. Divisor Latch Registers DLM and DLL 9.2.10Receiver Buffer Register RBR9.2.11Divisor Latch Registers DLM and DLL Figure 23. Receiver Buffer Register RBR9.316C550A UART FIFO Operation 9.3.1FIFO Interrupt Mode Operation9.3.2FIFO Polled Mode Operation Intel Confidential Parallel Host Interface 16C450/16C550A UART536EX Chipset Developer’s Manual
Top Page Image Contents