Intel GENE-8310 manual Ethernet 10/100Base-TX RJ-45 Phone Jack Connector CN13, IrDA Connector CN15

Page 32
G E N E - 8 3

 

 

SubCompact Board

 

 

G E N E - 8 3

1 0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

9

Audio Ground

10

CD_R

 

 

 

 

 

 

 

 

11

LINE_OUT L

12

LINE_OUT R

 

 

 

 

 

 

 

 

13

Audio Ground

14

Audio Ground

 

 

 

 

 

 

 

 

2.22 Ethernet 10/100Base-TX RJ-45 Phone Jack Connector (CN13)

Pin

Signal

Pin

Signal

1

TX+

2

TX-

3

TCT

4

N/C

5

N/C

6

RCT

7

RX+

8

RX-

9

LINK_LED

10

ACT_LED

11

SPD_LED

12

+3.3V

2.23 External 5VSB/PWRGD Connector (CN14)

PinSignal

1N/C

2Ground

3N/C

4Ground

5PS_ON

6+5V Stand-by

2.24 IrDA Connector (CN15)

PinSignal

1+5V

2N/C (CIR_Tx Option)

Chapter 2 Quick Installation Guide 2-18

Page 31 Page 33
Image 32
Page 31 Page 33
Contents GENE-8310 Intel Celeron M Processor Subcompact Board With LVDS, Ethernet6 Channel Audio & Mini PCI SubCompact BoardCopyright Notice Acknowledgments Packing List Chapter 1 General Information ContentsChapter 2 Quick Installation Guide Appendix A Programming The Watchdog Timer Chapter 3 Award BIOS SetupChapter 4 Driver Installation Appendix B I/O InformationIRQ Mapping Chart I/O Address MapChapter 1 General Information 1 General InformationChapter Superb Performance and Controllable Power Usage 1.1 IntroductionMultiple Display Modes Chapter 1 General InformationWide Expansion Capability 1.2 Features 48-bit Dual Channels LVDS TFT LCD 10/100Mbps Fast EthernetAC-97 3D Surround 5.1 Channel Audio Supports Type II CompactFlash Memory1.3 Specifications SystemDisplay support Wake-up function Two 5 x 2 Pin Headers Support4 USB 2.0 Ports Does not Part No. 2007831011 Printed in Taiwan JAN Quick Installation GuideChapter 2 Quick Installation Guide 2.1 Safety Precautions 2.2 Location of Connectors and Jumpers Component Side The Height of Cooling System Depends on Customer Cooling DeviceSolder Side CFD1 DIMM12.3 Mechanical Drawing Component SideThe Height of Cooling System Depends on Customer Cooling Device 103.513.23 8.89 0.00 72.39 0.58 114.30 133.930.58 0.00Jumpers 2.4 List of JumpersLabel FunctionConnectors 2.5 List of ConnectorsCN17 Closed 2.6 Setting JumpersOpen 2.10 USB2.0 Port 1 Connector CN1 2.7 Clear CMOS Selection JP12.8 LCD Voltage Selection JP2 2.9 COM2 RI/+5V Selection JP52.11 USB2.0 Port 2 Connector CN2 2.12 Primary IDE Hard Drive Connector CN3Name 2.13 Digital IO Connector CN4DIO Address is 801H 2.15 Serial Port COM2 Connector CN6 2.14 Front Panel CN52.16 Parallel Port Connector CN7 PinSignal 2.17 Dual Channel LVDS Connector CN82.18 4P Power Connector CN9 2.21 Audio Input/Output Connector CN12 2.19 TV-Out Connector CN102.20 DVI Connector CN11 2.22 Ethernet 10/100Base-TX RJ-45 Phone Jack Connector CN13 2.23 External 5VSB/PWRGD Connector CN142.24 IrDA Connector CN15 G E N E - 82.27 Serial Port COM1 Connector CN18 2.25 Fan Connector CN162.26 Mini-DIN PS/2 Connector CN17 2.28 CRT Display Connector CN19 2.29 External Battery VBAT22.30 Mini PCI Slot MPCI1 2.31 CompactFlash Disk Slot CFD1SubCompact Board Award BIOS Setup Chapter 3 Award BIOS SetupSystem configuration verification 3.1 System Test and InitializationEntering Setup Standard CMOS FeaturesAdvanced BIOS Features Advanced Chipset FeaturesPower Management Setup PnP/PCI ConfigurationsLoad Fail-Safe Defaults Load Optimized DefaultsExit Without Saving Set Supervisor/User PasswordSave and Exit Setup Driver Installation Chapter 4 Driver InstallationFollow the sequence below to install the drivers 4.1 Installation Chapter4 Drivers InstallationStep 4 - Install Realtek AC97 codec Driver Appendix A Programming the Watchdog Timer A-1 Programming the Watchdog TimerAppendix Appendix A Programming the Watchdog Timer A-2 Configuring Sequence DescriptionA.1 Programming 3 Exit the MB PnP Mode 1 Enter the MB PnP Mode2 Modify the Data of the Registers Appendix A Programming the Watchdog Timer A-4 Configure Control Index=02hWatchDog Timer Configuration Registers WatchDog Timer Control Register Index=71h, Default=00h WatchDog Timer Configuration Register Index=72h, Default=00hWatchDog Timer Time-out Value Register Index=73h, Default=00h Appendix A Programming the Watchdog Timer A-5A.2 ITE8712 Watchdog Timer Initial Program game port enable mov cl call SetLogicDevice InitialOK RET ExitConfigurationMode ENDP CheckChip PROC NEAR MOV AL,20h CALL ReadConfigurationData CMP AL,87h JNE NotInitial MOV AL,21hCALL ReadConfigurationData CMP AL,12h JNE NotInitial NeedInitial STC RET NotInitial CLC RET CheckChip ENDP ReadConfigurationData PROC NEARMOV DX,WORD PTR CSCfgPort+06h IN AL,DX RET ReadConfigurationData ENDP END Main Appendix A Programming the Watchdog Timer A-10SetLogicDevice proc near push ax push cx xchg al,cl mov cl,07h call SuperioSetReg pop cx pop ax ret SetLogicDevice endpI/O Information Appendix B I/O Information B-1Appendix B I/O Information B-2 B.1 I/O Address MapB.2 1st MB Memory Address Map Appendix B I/O Informaion B-3 B.3 IRQ Mapping ChartB.4 DMA Channel Assignments
Top Page Image Contents