Sharp MZ-3500 service manual FDC UPD765, 22 «- o Window

Page 52

M 2 3500

FDC (UPD765)

UPD765 pin configuration(top view)

UPD765 block diagram

R L St IQ

»•

1

^

40

OVcc

 

A-N.

 

 

 

 

 

 

 

 

 

 

RDO

»

2

 

 

 

 

 

 

 

39

KDRW/SEEK

 

No/

 

 

 

 

 

 

 

 

 

 

WRO

»• 3

 

38

K3LCT/DIR

 

 

 

 

CSO

>

4

 

 

 

 

 

 

37

*O FLTR/STEP

 

 

 

 

 

 

 

 

 

 

 

 

AOO

>

5

 

36

K3HDLD

 

 

 

 

DBOo-« » 6

 

35 «

0 READY

 

 

 

 

DB1CX

»

7

 

 

 

 

 

 

34 4

O WPRX/2S1DE

 

SER

f AL

 

DB2O4

K

8

 

 

1 Mf

K F A C f c

 

 

33 4

O FLT/TRKO

 

 

 

 

 

 

 

DB304

».

9

 

 

 

 

 

 

32

K> PSO

 

 

 

 

DB4 O<

ft-

10

 

 

READ/

 

 

 

 

 

 

 

 

 

31

K> PS1

 

W R I T E/

 

 

DB5CX—*11

 

RD-

 

 

 

30

K> WDATA

DUA

 

 

DB6O4— t-

12

 

WR—K

CONTROL

 

 

 

 

 

 

 

 

29

>0 USO

 

 

 

DB7O4— *• 13

 

 

L.OGIC

I SPUT - » I KT

 

28

K5 US1

 

 

DRQcn

 

14

 

 

 

POKT

- 1 M)t X

 

 

27

 

 

 

- Fl T T

 

 

K> SIDE

 

 

 

DACKO

*

15

 

 

 

 

 

 

26

K> MFM

 

 

 

 

TCO

> 16

 

 

DR 1 VE

 

 

 

25

NDWE

 

 

 

 

 

1NTERFACE

 

 

 

 

 

 

 

I N D E X O

»• 17

 

 

 

 

 

 

24

>0 SYNC

 

CONTMO1

 

INT04

 

 

 

 

 

 

18

 

23 •<

O RDATA

 

 

LER

 

*0

»•

19

 

 

 

 

 

 

22 •«— o WINDOW

 

 

 

 

GNDO

 

20

 

21 4

0 WCLK

 

 

 

 

 

 

 

 

 

 

 

 

RESET

: Reset

MFM : MFM Mode

RD : Read

SIDE

: Side Select

WR

: Write

USO. 1 : Unit Select

CS

: Chip Select

WDATA

: Write Data

AO

:AO

PSO, 1

: Pre Shift

D B O - 7

: Data Bus

FLT

: Fault

DRQ : DMA Request

TRKO

: Track 0

DACK

: DMAAcknowledge

WPRT

: Write Protected

TC

: Terminal Count

2 SIDE

: Two Side

INDEX

: Index

READY

: Ready

INT

: Interrupt Request

HOLD

: Head Load

0 : Clock

FLTR

: Fault Reset

GND : Ground

STEP

: Step

WCLK

: Write Clock

LCT

: Low Current

WINDOW

: Data Window

DIR

: Direction

RDATA

: Read Data

RW/SEEK

: ReadWrite/Seek

SYNC

: VFO Synchronize

 

 

WE : Write Enable

- 57 -

Page 51 Page 53
Image 52
Page 51 Page 53
Contents Personal Computer Model Z-350 Timer BACKUP, INIT, COPY, DEBUG, KillallMemory VideoRefer to the page TIN Circuit Diagram Slot Slot2LSI, 1C Cmosic SFDI/FPreset SymbolSdisp Change DispBasic Area RAM BaseSystem UserMZ-1D07 MZ3500 System configuration of Model Software Memory Configuration MS1 = D MSO = 0 LTiming of Reset Signal SD1 System Loading & CP/M ROM-IPLFfff Bank SelectMAO SD3 RAM based Basic Operational descriptionBank ROMBlock diagram Relation between MMR main memory Main Memory MapperThis paragraph discusses main CPU I/O Main CPU and I/O portTable below describes address map 0001 Main CPU \mMZ3500 Sub CPU and I/O portMemory mapper MMRSP6102R-001 Block diagram To ResetAddress BUS CoabRAS ROW Address Select Line Address Select Signal MZ3500 Memory mapper MMR SP6102R-001 signal descriptionSrdy Pin No RO1B IN/OUTRO2B A7 A6 A5A4A3A2AlAO H E X Uhus 1 O 1 1 1 1 0 KI1 Dl Do 17 D6 D5D2 Dl 1 1 1 1 1 0 FE do D4 D3 1 1 1 1 1 1 FF 14 I N D3MZ3500 Memory ROMIPL, RAMCOM, S-RAM select circuit Specification CRTSummary of video display specification AsciDot pitch BlueDot color designated by Graphic dotKA7 CH ATCH AI +,! AT A r + + G #1 FFF Ascii CGVideo RAM Structure of Vram #07FFA Structure of character Vram When read/write from GDC#0000 Read/write by Z-80 via the GDC 640 x 200 dots display mode 8bit16K FV = 60 Hz640 x 400 bits display mode FH = 20.92 kHz FV = 47.3 Hz Setup of GCD master/slaveMaster/slave setup by combination O signal switchingCrtc block diagram Graphic V-RAM AddressPage Master slice LSI CSP-1 SP6102C 002 signal description » CK CSP-1 Block DiagramCSH LSI CSP-2 SP6012C-003 Signal Description HSY2 2BLK2CSP 2 Block Diagram 3r00DSP2 OUT CAS OUTGDC Graphic display controller UPD7220 signal description AD15ILC2 NK-CLCAT~BTI CSR-1MAGECG Address Select Circuit StructureVsync Circuit descriptionCharacter Vram select circuit BlscSet GDC command code Read/write from the Z-80 to V-RAMReturn when all parameters were sent Csrw C 49H -COMMAND CodeWrite C 23H Command Code Vecte C 6CH Command Code Fifo Empty?60H ExplanationVECTE. Dot address is structured on the screen Following manner Dot display program example-1P4 88H P5 HH I T E C 23HKind of line solid line Floppy disk OutlineTJ ILJ n VnVn n nV nnn7 Ci D ci IciData MZ3500 MFD interface block diagram FDC UPD765 22 «- o WindowUPD765 signal description Trigger motor on of the timer 555 Selects FDD MZ350CPort used in the MFD interface is as follows MFM recording methodControls during read, write, seek, and re- calibrate Media detection3500 Precompensate Circuit Control during seek and recalibrationVFO circuit Purpose String of data Pulses from the FDD Data windowVFO circuit configuration Filter Phase Detector Amplifier WindowMFM Mode BQAFM mode timing chart \\\\ Aload Side =3DSC 76 iy 7 EH 77 / FFH \128Track 10 sector Indicates the byte position From the top of directoryIi Patat B144 6145 B146 B147 39 B148 B149 B150 B15139 B74 B75 1015General specification Data transmission formatMZS500 Example 7-bits, even parity, 1 stop bitStart AC controlsOFF KTS MZ3500 Data output control8251 AC 3SOO RXEN,UTR , T X E N200 9 6.3256 128Wl -» «--N8253 8253 OUTPrinter interfacing circuit AA3DAT DS7Output General description of the parallel interfaceData transfer timing I/O port map Clock circuit Schematic Read HoldWrite Hold SET DINMZ3500 PD1990AC Block diagram LSB MSBMmmil » GETE1 J3500 S I CGP I/O SFD 1/FSW2 SW1 On on CE332P OFF on MZ1P02 On OFF IO2824 OFF OFF DipswaSEC FD2\f Canbe in either state Functions Block diagramDescription of each block Switching regulator +5VAlarm generation circuit Timing chartAt rrn Specification of keyboard controlKey Key search timing 2s 2s22 21Key Strobe22.5/-s 132.5Protocol Key to sub CPU Keyboard controller basic flow Keyboard controller signal description XTAL1 XTAL2 Reset INTPIN ALE DBO DB7 GNDOn OFF Procedure Sub-CPU sideShared RAM CRT inter face testAbnormal S C I I 00-FF1 5 c * O DR O.7 Abnormal test endingReady O.H ROM-IPL Main CPU Checker Flow Chart 1/2 Main CPU Checker Flow Chart M? 100101 M7*500Keyboard controller ROM test Keyboard testIPL Flow Chart Jump \ Boot Address System SEEK, Read ErrorError Load Iocs SEEK& ReadSUB CPU IPL Flow Chart 105LJ LJ LJ LJ LJ LJ LJ R R R R F1LU LU U LJ LlJ LJ U U U J l J J L i J L L j l J J L l J L L lAIO IwCRoB MZ-35OO Parts Guide LI LED PWB No Parts CodeS C R I P T I O N IE--or Ooss-zw MZ-3500 Parts CodeN T K QcnwConnector S C R I P T I O NMZ-3500 NO. Parts CodeParts Code A a N a DVH S N 7 4 0 6 N NEWMark Rank Part S C R I P T I O NCoos J9, MZ1K02,1K03,1K04,1K05 Key unit M2-3500SOC LSI RAMLA a NO. Parts CodeD e Tin Parts Code N a aMZ-3500 Sharp Corporation
Top Page Image Contents