AMD 10 manual Working State, Halt State

Page 22

AMD Sempron™ Processor Model 10 with 256K L2 Cache Data Sheet

31994A—1 August 2004

	The following sections provide an overview of the power
	management states . For more details, refer to the
	AMD Athlon™ and AMD Duron™ System Bus Specification,
	order# 21902.
	Note: In all power management states that the processor is
	powered, the system must not stop the system clock
	(SYSCLK/SYSCLK#) to the processor.
Working State	The Working state is the state in which the processor is
	executing instructions.
Halt State	When the processor executes the HLT instruction, the processor
	enters the Halt state and issues a Halt special cycle to the
	AMD Athlon system bus. The processor only enters the low
	power state dictated by the CLK_Ctl MSR if the system
	controller (Northbridge) disconnects the AMD Athlon system
	bus in response to the Halt special cycle.
	If STPCLK# is asserted, the processor will exit the Halt state
	and enter the Stop Grant state. The processor will initiate a
	system bus connect, if it is disconnected, then issue a Stop
	Grant special cycle. When STPCLK# is deasserted, the
	processor will exit the Stop Grant state and re-enter the Halt
	state. The processor will issue a Halt special cycle when
	re-entering the Halt state.
	The Halt state is exited when the processor detects the
	assertion of INIT#, RESET#, SMI#, or an interrupt via the INTR
	or NMI pins, or via a local APIC interrupt message. When the
	Halt state is exited, the processor will initiate an AMD Athlon
	system bus connect if it is disconnected.

Stop Grant States The processor enters the Stop Grant state upon recognition of assertion of STPCLK# input. After entering the Stop Grant state, the processor issues a Stop Grant special bus cycle on the AMD Athlon system bus. The processor is not in a low-power state at this time, because the AMD Athlon system bus is still connected. After the Northbridge disconnects the AMD Athlon system bus in response to the Stop Grant special bus cycle, the processor enters a low-power state dictated by the CLK_Ctl MSR. If the Northbridge needs to probe the processor during the Stop Grant state while the system bus is disconnected, it

10

Power Management

Chapter 4

Image 22

Contents Data Sheet Advanced Micro Devices, Inc. All rights reserved Table of Contents Mechanical Data Ordering Information AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Typical AMD Sempron Processor Model 10 System Block Diagram List of FiguresViii List of Tables List of Tables Revision History Date Rev DescriptionXii Overview Chapter QuantiSpeed Architecture Summary Typical AMD Sempron Processor Model 10 System Block Diagram Signaling Technology Interface SignalsOverview AMD Athlon System Bus Signals Push-Pull PP DriversFrequency Control Front-Side Bus Autodetect Legacy Logic Symbol DiagramProcessor Model DiodeAMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Power Management Power Management StatesWorking State Halt StateChapter Power Management Probe State Connect ProtocolAMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Procrdy Exiting the Stop Grant State and Bus Connect Sequence Diagram Connect StateReturn internal clocks to full speed and assert Connect Pending Disconnect Disconnect4/CDisconnect request NorthbridgeClock Control Cpuid Support AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet 256K L2 Cache Specifications Clock Frequency Parameter Description Minimum MaximumDuty Cycle 333 FSB AMD Athlon System Bus AC Characteristics 333 FSB AMD Athlon System Bus DC Characteristics FSB AMD Athlon System Bus DC CharacteristicsElectrical Data Interface Signal GroupingsInterface Signal Groupings ConventionsVID40 DC Characteristics Voltage Identification VID40Frequency Identification FID30 Vcca AC and DC CharacteristicsFID30 DC Characteristics DecouplingVcccore Characteristics Vcccore AC and DC CharacteristicsVcccore Voltage Waveform Absolute Ratings Absolute RatingsSysclk and SYSCLK# DC Characteristics Sysclk and SYSCLK# DC CharacteristicsGeneral AC and DC Characteristics General AC and DC CharacteristicsSignal Fall Time Sync Input Setup TimeSignal Rise Time Sync Input Hold TimeOpen Drain Test Circuit 50 Ω ±3% Open-Drain Pin IOL = Output Current2Thermal Diode Electrical Characteristics Thermal Diode CharacteristicsCharacteristics Thermal DiodeAMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Apic Pin AC and DC Characteristics Apic Pins AC and DC CharacteristicsGuidelines for Platform Thermal Protection of the Processor Setup Time Hold TimeSignal and Power-Up Requirements Power-Up RequirementsPwrok AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Clock Multiplier Processor Warm Reset RequirementsSelection FID30 Mechanical Loading Mechanical DataDie Loading Location Dynamic MAX Static MAX Units Die Surface 100Letter or Minimum Maximum 453Chapter Mechanical Data Dimension 49.27 49.78 D1/E1 45.72 BSC 917 REF 42 REF 977 Chapter Mechanical Data AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Pin Diagram and Pin Name Abbreviations Pin DescriptionsModel AMD Sempron Processor Model 10 Pin Diagram-Bottomside View AMD Sempron ProcessorPin Name Abbreviations AC31 Abbreviation Full Name Pin Q31 S31 U31 U37 W31 Y31 Y33AA31 AD30AG37 AE33AJ35 AL33E27 W33J35 E15F32 F24F28 F34AM10 AK34AK36 AM14V34 V30V32 V36Pin List No Pin Cross-Reference by Pin LocationPin Name A35 SDATA40# A37 SDATA30#E33 NC Pin E35 SDATA31# E37 SDATA22# SDATA52# E11 SDATA50# E13 SDATA49# E15E29 SDATA33# E31 SDATA32# Pin Name NC Pin F10NC Pin VID4 J31 J33 SDATA19# J35 NC Pin H10 H12H28 NC Pin H30 H32 H34 J37 SDATA29#S35 SDATA15# S37 Key Pin Q31 NC Pin Q33 SDATA24# Q35 SDATA17# Q37 SDATA16#S31 NC Pin S33 U31 NC Pin U33FID2 FID3 NC Pin Key Pin Y31 Y33 Y35 FID0 FID1NC Pin W31 W33 Y37 SDATA12#NC Pin AF10 AF12 NC Pin AD30 AD32AE31 NC Pin AE33 AF20AJ27 NC Pin AJ29 AH30 FSBSense1 AH32NC Pin AJ11 AJ13 Analog AJ15 AJ17 AJ19 AJ21 NC Pin AK10NC Pin AN11 AN13 AL25 NC Pin AL27 AL29NC Pin AM10 AN25 NC Pin AN27 AN29Detailed Pin Descriptions Pins Sysclk PinsCOREFB# Pins Connect PinFID30 Pins FID30 Clock Multiplier EncodingsIGNNE# Pin Front-Side Bus Sense Truth TableFLUSH# Pin INIT# PinKey Pins Jtag PinsK7CLKOUT# Pins NC PinsThermdc Pins SADDOUT10# PinsScan Pins Pwrok PinVrefsys Pin VID40 PinsVID40 Code to Voltage Definition ZN and ZP Pins AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Ordering Information Standard AMD Sempron Processor Model 10 ProductsAMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Ideal Diode Equation Constants and Variables for the Ideal Diode EquationTemperature Offset Correction ⎛--- I-- high------ ⎞ AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet Signals and Bits Appendix BData Terminology Abbreviations Abbreviations and AcronymsAbbreviation Meaning Acronyms APINMI VGA Related Publications AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet

Related manuals

Manual 104 pages 13.89 Kb