Cypress manual CY7C601xx, CY7C602xx, Cycles, Bytes, Flags, + Feedback

Page 13

Manual background

CY7C601xx, CY7C602xx

Table 10-1. Instruction Set Summary Sorted Numerically by Opcode Order (continued)

OpcodeHex	Cycles	Bytes	Instruction Format[1, 2]	Flags	OpcodeHex	Cycles	Bytes	Instruction Format		Flags	OpcodeHex	Cycles	Bytes
			Instruction Format[1, 2]	Flags				Instruction Format		Flags

13	7	2	SUB A, [X+expr]	C, Z	40	4	1	NOP			6D	4	1
14	7	2	SUB [expr], A	C, Z	41	9	3	AND reg[expr], expr	Z		6E	7	2
15	8	2	SUB [X+expr], A	C, Z	42	10	3	AND reg[X+expr],	Z		6F	8	2
								expr
16	9	3	SUB [expr], expr	C, Z	43	9	3	OR reg[expr], expr	Z		70	4	2
17	10	3	SUB [X+expr], expr	C, Z	44	10	3	OR reg[X+expr], expr	Z		71	4	2
18	5	1	POP A	Z	45	9	3	XOR reg[expr], expr	Z		72	4	2
19	4	2	SBB A, expr	C, Z	46	10	3	XOR reg[X+expr],	Z		73	4	1
								expr
1A	6	2	SBB A, [expr]	C, Z	47	8	3	TST [expr], expr	Z		74	4	1
1B	7	2	SBB A, [X+expr]	C, Z	48	9	3	TST [X+expr], expr	Z		75	4	1
1C	7	2	SBB [expr], A	C, Z	49	9	3	TST reg[expr], expr	Z		76	7	2
1D	8	2	SBB [X+expr], A	C, Z	4A	10	3	TST reg[X+expr], expr	Z		77	8	2
1E	9	3	SBB [expr], expr	C, Z	4B	5	1	SWAP A, X	Z		78	4	1
1F	10	3	SBB [X+expr], expr	C, Z	4C	7	2	SWAP A, [expr]	Z		79	4	1
20	5	1	POP X		4D	7	2	SWAP X, [expr]			7A	7	2
21	4	2	AND A, expr	Z	4E	5	1	SWAP A, SP	Z		7B	8	2
22	6	2	AND A, [expr]	Z	4F	4	1	MOV X, SP			7C	13	3
23	7	2	AND A, [X+expr]	Z	50	4	2	MOV A, expr	Z		7D	7	3
24	7	2	AND [expr], A	Z	51	5	2	MOV A, [expr]	Z		7E	10	1
25	8	2	AND [X+expr], A	Z	52	6	2	MOV A, [X+expr]	Z		7F	8	1
26	9	3	AND [expr], expr	Z	53	5	2	MOV [expr], A			8x	5	2
27	10	3	AND [X+expr], expr	Z	54	6	2	MOV [X+expr], A			9x	11	2
28	11	1	ROMX	Z	55	8	3	MOV [expr], expr			Ax	5	2
29	4	2	OR A, expr	Z	56	9	3	MOV [X+expr], expr			Bx	5	2
2A	6	2	OR A, [expr]	Z	57	4	2	MOV X, expr			Cx	5	2
2B	7	2	OR A, [X+expr]	Z	58	6	2	MOV X, [expr]			Dx	5	2
2C	7	2	OR [expr], A	Z	59	7	2	MOV X, [X+expr]			Ex	7	2
											Fx	13	2

Instruction Format	Flags
RRC A	C, Z
RRC [expr]	C, Z
RRC [X+expr]	C, Z
AND F, expr	C, Z
OR F, expr	C, Z
XOR F, expr	C, Z
CPL A	Z
INC A	C, Z
INC X	C, Z
INC [expr]	C, Z
INC [X+expr]	C, Z
DEC A	C, Z
DEC X	C, Z
DEC [expr]	C, Z
DEC [X+expr]	C, Z
LCALL
LJMP
RETI	C, Z
RET
JMP
CALL
JZ
JNZ
JC
JNC
JACC
INDEX	Z

Notes

1.Interrupt routines take 13 cycles before execution resumes at interrupt vector table.

2.The number of cycles required by an instruction is increased by one for instructions that span 256 byte boundaries in the Flash memory space.

Document 38-16016 Rev. *E

Page 13 of 68

[+] Feedback

Image 13

Contents 2. Logic Block Diagram 1. FeaturesCY7C601xx, CY7C602xx Cypress Semiconductor Corporation4. Introduction 3. Applications5. Conventions 6. Pinouts Figure 6-1. Package Configurations Top ViewCY7C60223 24-Pin PDIP6.1 Pin Assignments CY7C601xx, CY7C602xxTable 6-1. Pin Assignments NameTable 6-1. Pin Assignments continued 7. Register Summary DefaultTable 7-1. enCoRe II LV Register Summary AddrTable 7-1. enCoRe II LV Register Summary continued 9. CPU Registers 8. CPU Architecture9.1 Flags Register Table 8-1. CPU Registers and Register NameTable 9-2. CPU Accumulator Register CPUA 9.1.1 Accumulator Register9.1.2 Index Register Table 9-3. CPU X Register CPUX9.2.1 Source Immediate 9.2 Addressing ModesTable 9-7. Source Immediate OpcodeTable 9-11. Destination Indexed 9.2.5 Destination IndexedExample 9.2.6 Destination Direct Source Immediate9.2.9 Source Indirect Post Increment 10. Instruction Set SummaryTable 9-15. Source Indirect Post Increment 9.2.10 Destination Indirect Post IncrementCycles 11.1 Flash Program Memory Organization 11. Memory OrganizationFigure 11-1. Program Memory Space with Interrupt Vector Table 0x1FFF11.3 Flash 11.2 Data Memory Organization11.4 SROM Figure 11-2. Data Memory Organization11.5 SROM Function Descriptions 11.5.1 SWBootReset FunctionTable 11-2. SROM Function Parameters Variable Name11.5.3 WriteBlock Function SettingsTable 11-5. WriteBlock Parameters 11.5.4 EraseBlock Function11.5.6 EraseAll Function Table 11-8. ProtectBlock Parameters11.5.7 TableRead Function Table 11-10. Table Read ParametersPage 19 of 11.6 SROM Table Read Descriptioneg ti 12. Clocking Table 12-1. Oscillator Trim Values vs. Voltage Settings12.1 Trim Values for the IOSCTR Register Gain value for the register at location 0x38 3.3V =12.2.1 CPU Clock 12.2 Clock Architecture DescriptionTable 12-2. CPU Clock Configuration CPUCLKCR 0x30 R/W Figure 12-1. CPU Clock Block DiagramBit 71 Reserved Table 12-3. OSC Control 0 OSCCR0 0x1E0 R/WSleep Timer Clock Sleep TimerCPU when Internal Table 12-3. OSC Control 0 OSCCR0 0x1E0 R/W continued12.2.2 Interval Timer Clock ITMRCLK Table 12-4. Clock IO Configuration CLKIOCR 0x32 R/WBit 75 Reserved 12.2.3 Timer Capture Clock TCAPCLK Figure 12-2. Programmable Interval Timer Block DiagramFigure 12-3. Timer Capture Block Diagram Page 27 of Table 12-5. Timer Clock Configuration TMRCLKCR 0x31 R/W12.2.4 Internal Clock Trim XGM SettingTable 12-6. IOSC Trim IOSCTR 0x34 R/W Bit 40 Gain12.2.6 LPOSC Trim 12.3 CPU Clock During Sleep ModeTable 12-8. LPOSC Trim LPOSCTR 0x36 R/W Table 13-1. System Status and Control Register CPUSCR 0xFF R/W 13. ResetBit 7 GIES Bit 5 WDRS13.2 Watchdog Timer Reset 13.1 Power On ResetTable 13-2. Reset Watchdog Timer RESWDT 0xE3 W 14. Sleep Mode14.1 Sleep Sequence 14.1.1 Low Power in Sleep ModeCPUCLK IOW SLEEP BRQ BRA PD Figure 14-1. Sleep TimingFigure 14-2. Wakeup Timing 14.2 Wakeup SequenceTable 15-1. Low Voltage Control Register LVDCR 0x1E3 R/W 15. Low Voltage Detect ControlBit 76 Reserved Bit 54 PORLEV10 Bit 20 VM2015.2 ECO Trim Register 15.1 POR Compare StateTable 15-2. Voltage Monitor Comparators Register VLTCMP 0x1E4 R Bit 72 Reserved Bit 1 LVD16.1 Port Data Registers 16. General Purpose IO Ports16.1.1 P0 Data Table 16-1. P0 Data Register P0DATA0x00 R/W16.2.1 Int Enable 16.2 GPIO Port Configuration16.1.3 P2 Data Table 16-3. P2 Data Register P2DATA 0x02 R/W16.2.6 Pull Up Enable 16.2.7 Output EnableFigure 16-1. GPIO Block Diagram 16.2.9 P0.0/CLKIN ConfigurationTable 16-7. P0.1/CLKOUT Configuration P01CR 0x06 R/W 16.2.10 P0.1/CLKOUT Configuration16.2.11 P0.2/INT0-P0.4/INT2 Configuration 16.2.13 P0.7 Configuration 16.2.12 P0.5/TIO0-P0.6/TIO1 ConfigurationTable 16-10. P0.7 Configuration P07CR 0x0C R/W 16.2.14 P1.0 ConfigurationTable 16-12. P1.1 Configuration P11CR 0x0E R/W 16.2.15 P1.1 Configuration16.2.16 P1.2 Configuration Table 16-13. P1.2 Configuration P12CR 0x0F R/WTable 16-15. P1.4-P1.6 Configuration P14CR-P16CR 0x11-0x13 R/W 16.2.18 P1.4-P1.6 Configuration SCLK, SMOSI, SMISO16.2.19 P1.7 Configuration Table 16-16. P1.7 Configuration P17CR 0x14 R/WTable 16-18. P3 Configuration P3CR 0x16 R/W 16.2.21 P3 Configuration16.2.22 P4 Configuration Table 16-19. P4 Configuration P4CR 0x17 R/W17. Serial Peripheral Interface SPI Figure 17-1. SPI Block DiagramTable 17-2. SPI Configure Register SPICR 0x3D R/W 17.2 SPI Configure Register17.1 SPI Data Register Table 17-1. SPI Data Register SPIDATA 0x3C R/WDiagram Table 17-3. SPI Mode Timing vs. LSB First, CPOL, and CPHACPHA CPOL17.3 SPI Interface Pins 18. Timer RegistersFigure 18-1. 16-Bit Free Running Counter Block Diagram Table 18-1. Free Running Timer Low Order Byte FRTMRL 0x20 R/WFigure 18-2. Time Capture Block Diagram Table 18-2. Free Running Timer High Order Byte FRTMRH 0x21 R/WTable 18-3. Timer Configuration TMRCR 0x2A R/W 18.1.2 Time CaptureTable 18-5. Timer Capture 0 Rising TCAP0R 0x22 R/W Table 18-4. Capture Interrupt Enable TCAPINTE 0x2B R/WTable 18-6. Timer Capture 1 Rising TCAP1R 0x23 R/W Table 18-7. Timer Capture 0 Falling TCAP0F 0x24 R/W18.1.3 Programmable Interval Timer Table 18-8. Timer Capture 1 Falling TCAP1F 0x25 R/WTable 18-10. Programmable Interval Timer Low PITMRL 0x26 R Table 18-9. Capture Interrupt Status TCAPINTS 0x2C R/WTable 18-12. Programmable Interval Reload Low PIRL 0x28 R/W Table 18-11. Programmable Interval Timer High PITMRH 0x27 RTable 18-13. Programmable Interval Reload High PIRH 0x29 R/W Page 52 of Figure 18-3. Timer Functional Sequence DiagramFigure 18-5. Memory Mapped Registers Read and Write Timing Diagram Figure 18-4. 16-Bit Free Running Counter Loading Timing Diagram19. Interrupt Controller Figure 19-1. Interrupt Controller Block Diagram19.1 Architectural Description Table 19-1. Interrupt Priorities, Address, and Name19.3 Interrupt Latency 19.2 Interrupt Processing19.4 Interrupt Registers Table 19-2. Interrupt Clear 0 INTCLR0 0xDA R/WInterrupt Clear 2 INTCLR2 0xDC R/W Table 19-3. Interrupt Clear 1 INTCLR1 0xDB R/W19.4.2 Interrupt Mask Registers Table 19-5. Interrupt Mask 3 INTMSK3 0xDE R/WTable 19-7. Interrupt Mask 1 INTMSK1 0xE1 R/W Table 19-6. Interrupt Mask 2 INTMSK2 0xDF R/WPage 57 of 19.4.3 Interrupt Vector Clear Register Table 19-8. Interrupt Mask 0 INTMSK0 0xE0 R/WTable 19-9. Interrupt Vector Clear Register INTVC 0xE2 R/W 20. Absolute Maximum Ratings 20.1 DC CharacteristicsParameter ConditionsClock 20.2 AC CharacteristicsSPI Timing Figure 20-1. Clock TimingSCK CPOL=0 Figure 20-2. GPIO Timing DiagramSCK CPOL=1 MOSI MISOMISO MOSISS SCK CPOL=0 SCK CPOL=1 MOSI MISO MSB22. Package Handling 21. Ordering InformationSCK CPOL=0 SCK CPOL=1 MOSI MSBFigure 23-1. 24-Pin 300-Mil SOIC S13 23. Package DiagramsFigure 23-2. 24-Pin 300-Mil PDIP P13 3. DIMENSIONS IN INCHESFigure 23-4. 28-Pin 5.3 mm Shrunk Small Outline Package O28 Figure 23-3. 24-Pin QSOP O241Page 65 of Figure 23-6. 48-Pin Shrunk Small Outline Package O48 Figure 23-5. 40-Pin 600-Mil Molded DIP P17Page 66 of Document Number 24. Document History PageOrig. of SubmissionPSoC Solutions Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products