Cypress CYV15G0104TRB No Connect, VCC Power, GND Ground, DATA6 Lvttl in PU, DATA4 Lvttl in PU

Page 24

CYV15G0104TRB

Table 7. Package Coordinate Signal Allocation

 

 

 

 

 

Ball

Signal Name

Signal Type

Ball

Signal Name

Signal Type

Ball

Signal Name

Signal Type

ID

ID

ID

A01

NC

NO CONNECT

C07

NC

NO CONNECT

F17

VCC

POWER

A02

NC

NO CONNECT

C08

GND

GROUND

F18

NC

NO CONNECT

A03

NC

NO CONNECT

C09

DATA[6]

LVTTL IN PU

F19

NC

NO CONNECT

A04

NC

NO CONNECT

C10

DATA[4]

LVTTL IN PU

F20

NC

NO CONNECT

A05

VCC

POWER

C11

DATA[2]

LVTTL IN PU

G01

GND

GROUND

A06

NC

NO CONNECT

C12

DATA[0]

LVTTL IN PU

G02

WREN

LVTTL IN PU

A07

TOUTB1–

CML OUT

C13

GND

GROUND

G03

GND

GROUND

A08

GND

GROUND

C14

NC

NO CONNECT

G04

GND

GROUND

A09

GND

GROUND

C15

SPDSELB

3-LEVEL SEL

G17

NC

NO CONNECT

A10

TOUTB2–

CML OUT

C16

VCC

POWER

G18

NC

NO CONNECT

A11

INA1–

CML IN

C17

LDTDEN

LVTTL IN PU

G19

SPDSELA

3-LEVEL SEL

A12

ROUTA1–

CML OUT

C18

TRST

LVTTL IN PU

G20

NC

NO CONNECT

A13

GND

GROUND

C19

GND

GROUND

H01

GND

GROUND

A14

INA2–

CML IN

C20

TDO

LVTTL 3-S OUT

H02

GND

GROUND

A15

ROUTA2–

CML OUT

D01

TCLK

LVTTL IN PD

H03

GND

GROUND

A16

VCC

POWER

D02

RESET

LVTTL IN PU

H04

GND

GROUND

A17

VCC

POWER

D03

VCC

POWER

H17

GND

GROUND

A18

NC

NO CONNECT

D04

INSELA

LVTTL IN

H18

GND

GROUND

A19

VCC

POWER

D05

VCC

POWER

H19

GND

GROUND

A20

NC

NO CONNECT

D06

ULCA

LVTTL IN PU

H20

GND

GROUND

B01

VCC

POWER

D07

NC

NO CONNECT

J01

GND

GROUND

B02

NC

NO CONNECT

D08

GND

GROUND

J02

GND

GROUND

B03

VCC

POWER

D09

DATA[5]

LVTTL IN PU

J03

GND

GROUND

B04

NC

NO CONNECT

D10

DATA[3]

LVTTL IN PU

J04

GND

GROUND

B05

VCC

POWER

D11

DATA[1]

LVTTL IN PU

J17

NC

NO CONNECT

B06

VCC

POWER

D12

GND

GROUND

J18

NC

NO CONNECT

B07

TOUTB1+

CML OUT

D13

GND

GROUND

J19

NC

NO CONNECT

B08

GND

GROUND

D14

GND

GROUND

J20

NC

NO CONNECT

B09

NC

NO CONNECT

D15

NC

NO CONNECT

K01

NC

NO CONNECT

B10

TOUTB2+

CML OUT

D16

VCC

POWER

K02

NC

NO CONNECT

B11

INA1+

CML IN

D17

NC

NO CONNECT

K03

GND

GROUND

B12

ROUTA1+

CML OUT

D18

VCC

POWER

K04

GND

GROUND

B13

GND

GROUND

D19

SCANEN2

LVTTL IN PD

K17

NC

NO CONNECT

B14

INA2+

CML IN

D20

TMEN3

LVTTL IN PD

K18

NC

NO CONNECT

B15

ROUTA2+

CML OUT

E01

VCC

POWER

K19

NC

NO CONNECT

B16

VCC

POWER

E02

VCC

POWER

K20

NC

NO CONNECT

B17

NC

NO CONNECT

E03

VCC

POWER

L01

NC

NO CONNECT

B18

NC

NO CONNECT

E04

VCC

POWER

L02

NC

NO CONNECT

B19

NC

NO CONNECT

E17

VCC

POWER

L03

NC

NO CONNECT

B20

NC

NO CONNECT

E18

VCC

POWER

L04

GND

GROUND

C01

TDI

LVTTL IN PU

E19

VCC

POWER

L17

NC

NO CONNECT

C02

TMS

LVTTL IN PU

E20

VCC

POWER

L18

NC

NO CONNECT

C03

VCC

POWER

F01

NC

NO CONNECT

L19

NC

NO CONNECT

Document #: 38-02100 Rev. *B

 

 

 

 

 

Page 24 of 27

[+] Feedback

Image 24
Contents Features Functional DescriptionReceive RX channel of the CYV15G0104TRB HOTLink North First Street San Jose, CA Document # 38-02100 Rev. *BROUTA1 ± ROUTA2 ± TOUTB1 ± TOUTB2 ±Reclocking Deserializer Path Block Diagram Serializer Path Block DiagramDevice Configuration and Control Block Diagram JtagPin Configuration Top View1 Pin Configuration Bottom View1 20 19 18 17 16Transmit Path Clock Signals Receive Path Data and Status SignalsName Characteristics Signal Description Receive Path Clock SignalsDevice Control Signals Device Configuration and Control Bus Signals Internal Device Configuration LatchesSignal Detect Amplitude Select Receive Channel Power ControlCYV15G0104TRB HOTLink II Operation CYV15G0104TRB Transmit Data PathCYV15G0104TRB Receive Data Path REFCLKB±Spdselb Txrateb Signal Detect/Link Fault Clock/Data RecoverySdasela TRGCLKA±Power Control ReclockerReclocker Serial Output Drivers Output BusDevice Configuration and Control Interface Device Reset StateLatch Types Static Latch ValuesDisables all output drivers Transmit Bist function is enabledReset sampled LOW disables all output drivers Phase Alignment Buffer Document # 38-02100 Rev. *BJtag Support Jtag IDBISTSTA, RXDA0, RXDA1 Bisterror Biststart BISTSTA, RXDA0, RXDA1 = BistwaitBistdatacompare 000 BistlastbadCYV15G0104TRB DC Electrical Characteristics Maximum RatingsOperating Range CYV15G0104TRB AC Electrical Characteristics AC Test Loads and WaveformsParameter Description Min Max Unit Txrateb = 0, Txckselb =Txrateb = 1, Txckselb = TXRATEB= 0, Txckselb =PLL Characteristics CYV15G0104TRB Reclocker Output PLL CharacteristicsCYV15G0104TRB HOTLink II Transmitter Switching Waveforms CapacitanceParameter Description Test Conditions Max Unit Transmit Interface Write Timing Txclkb selectedTxrate = Txrateb =Rxratea = Bus Configuration Write Timing VCC Power Reset Lvttl in PUNo Connect GND GroundTXDB2 Lvttl TXDB9 LvttlRXCLKA+ Lvttl OUT Repdoa Lvttl OUTPackage Diagram Ordering InformationSpeed Ordering Code Package Type Operating Name RangeREV ECN no Issue ORIG. Description of Change Date Document HistoryFRE SUA