Cypress CY7C1310AV18 manual Logic Block Diagram CY7C1312AV18, Logic Block Diagram CY7C1314AV18

Page 2

CY7C1310AV18

CY7C1312AV18

PRELIMINARYCY7C1314AV18

Logic Block Diagram (CY7C1312AV18)

D[17:0]

Write

Address

Reg

Address

512Kx

A(18:0) 19

Decode

512Kx

Decode

Add.Write

18Array

Add.Read

Logic

Gen.

CLK

Control

DOFF

Read Data Reg.

VREF

Reg.

WPS

Control

Logic

BWS[1:0]

Reg.

19A(18:0)

RPS

CCQ CQ

Q[17:0]

Logic Block Diagram (CY7C1314AV18)

D[35:0]

Write

Address

Reg

Address

256Kx

A(17:0) 18

Decode

256Kx

Decode

Add.Write

36Array

Add.Read

Logic

Gen.

CLK

Control

DOFF

Read Data Reg.

VREF

Reg.

WPS

Control

Logic

BWS[3:0]

Reg.

18A(17:0)

RPS

CCQ CQ

36 Q[35:0]

Selection Guide

	167 MHz	133 MHz	Unit
Maximum Operating Frequency	167	133	MHz

Maximum Operating Current	800	700	mA

Document #: 38-05497 Rev. *A

Page 2 of 21

[+] Feedback

Image 2

Contents Logic Block Diagram CY7C1310AV18 FeaturesConfigurations Functional DescriptionSelection Guide Logic Block Diagram CY7C1312AV18Logic Block Diagram CY7C1314AV18 167 MHz 133 MHz UnitTMS TDI Pin ConfigurationsVSS Operations Pin DefinitionsPin Name Pin Description WPSIs referenced with respect to Negative Output Clock InputNegative Input Clock Input TDO for JtagIntroduction RPS WPS Application Example1DLL Comments Write Cycle Descriptions CY7C1314AV18 2BWS Maximum Ratings DC Electrical Characteristics Over the Operating Range9,14AC Electrical Characteristics Over the Operating Range Operating RangeSwitching Characteristics Over the Operating Range 16,17 Thermal Resistance20Parameter Description Test Conditions Max Unit Capacitance20AC Test Loads and Waveforms Input Capacitance TA = 25C, f = 1 MHz VDD =Preliminary Read/Write/Deselect SequenceIeee 1149.1 Serial Boundary Scan Jtag IdcodeBypass Sample ZSAMPLE/PRELOAD ExtestTAP Controller State Diagram24 EXIT2-IR UPDATE-DR UPDATE-IRTAP Controller Block Diagram Parameter Description Test Conditions Min Max UnitParameter Description Min Max Unit TAP AC Switching Characteristics Over the Operating Range26TAP Timing and Test Conditions27 Instruction Codes Identification Register DefinitionsScan Register Sizes Boundary Scan Order10F Package Diagram Ordering InformationDIM Document HistoryREV VBL