Cypress CY7C1314AV18, CY7C1312AV18, CY7C1310AV18 manual TAP Controller Block Diagram

Page 16

CY7C1310AV18

CY7C1312AV18

PRELIMINARYCY7C1314AV18

TAP Controller Block Diagram

TDI

TCK

Selection Circuitry

0

Bypass Register

2 1 0

Instruction Register

31 30 29 . . 2 1 0 Identification Register

106 . . . . 2 1 0 Boundary Scan Register

Selection

Circuitry

TDO

TMS

TAP Controller

TAP Electrical Characteristics Over the Operating Range[9,12,25]

Parameter

Description

Test Conditions

Min.

Max.

Unit

VOH1

Output HIGH Voltage

IOH = 2.0 mA

1.4

 

V

VOH2

Output HIGH Voltage

IOH = 100 A

1.6

 

V

VOL1

Output LOW Voltage

IOL = 2.0 mA

 

0.4

V

VOL2

Output LOW Voltage

IOL = 100 A

 

0.2

V

VIH

Input HIGH Voltage

 

0.65VDD

VDD + 0.3

V

VIL

Input LOW Voltage

 

–0.3

0.35VDD

V

IX

Input and OutputLoad Current

GND VI VDD

5

5

A

Note:

25. These characteristic pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics table.

Document #: 38-05497 Rev. *A

Page 16 of 21

[+] Feedback

Image 16
Contents Features ConfigurationsLogic Block Diagram CY7C1310AV18 Functional DescriptionLogic Block Diagram CY7C1312AV18 Logic Block Diagram CY7C1314AV18Selection Guide 167 MHz 133 MHz UnitVSS Pin ConfigurationsTMS TDI Pin Definitions Pin Name Pin DescriptionOperations WPSNegative Output Clock Input Negative Input Clock InputIs referenced with respect to TDO for JtagIntroduction DLL Application Example1RPS WPS BWS Write Cycle Descriptions CY7C1314AV18 2Comments DC Electrical Characteristics Over the Operating Range9,14 AC Electrical Characteristics Over the Operating RangeMaximum Ratings Operating RangeSwitching Characteristics Over the Operating Range 16,17 Thermal Resistance20Capacitance20 AC Test Loads and WaveformsParameter Description Test Conditions Max Unit Input Capacitance TA = 25C, f = 1 MHz VDD =Preliminary Read/Write/Deselect SequenceIeee 1149.1 Serial Boundary Scan Jtag IdcodeSample Z SAMPLE/PRELOADBypass ExtestTAP Controller State Diagram24 EXIT2-IR UPDATE-DR UPDATE-IRTAP Controller Block Diagram Parameter Description Test Conditions Min Max UnitTAP Timing and Test Conditions27 TAP AC Switching Characteristics Over the Operating Range26Parameter Description Min Max Unit Identification Register Definitions Scan Register SizesInstruction Codes Boundary Scan Order10F Package Diagram Ordering InformationDocument History REVDIM VBL