Cypress CY7C1312AV18, CY7C1314AV18 TAP Controller State Diagram24, EXIT2-IR UPDATE-DR UPDATE-IR

Page 15

CY7C1310AV18

CY7C1312AV18

PRELIMINARYCY7C1314AV18

TAP Controller State Diagram[24]

TEST-LOGIC RESET

TEST-LOGIC/ IDLE

Note:

24. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

Document #: 38-05497 Rev. *A

Page 15 of 21

[+] Feedback

Image 15

Contents Functional Description FeaturesConfigurations Logic Block Diagram CY7C1310AV18167 MHz 133 MHz Unit Logic Block Diagram CY7C1312AV18Logic Block Diagram CY7C1314AV18 Selection GuidePin Configurations VSSTMS TDI WPS Pin DefinitionsPin Name Pin Description OperationsTDO for Jtag Negative Output Clock InputNegative Input Clock Input Is referenced with respect toIntroduction Application Example1 DLLRPS WPS Write Cycle Descriptions CY7C1314AV18 2 BWSComments Operating Range DC Electrical Characteristics Over the Operating Range9,14AC Electrical Characteristics Over the Operating Range Maximum RatingsThermal Resistance20 Switching Characteristics Over the Operating Range 16,17Input Capacitance TA = 25C, f = 1 MHz VDD = Capacitance20AC Test Loads and Waveforms Parameter Description Test Conditions Max UnitRead/Write/Deselect Sequence PreliminaryIdcode Ieee 1149.1 Serial Boundary Scan JtagExtest Sample ZSAMPLE/PRELOAD BypassEXIT2-IR UPDATE-DR UPDATE-IR TAP Controller State Diagram24Parameter Description Test Conditions Min Max Unit TAP Controller Block DiagramTAP AC Switching Characteristics Over the Operating Range26 TAP Timing and Test Conditions27Parameter Description Min Max Unit Boundary Scan Order Identification Register DefinitionsScan Register Sizes Instruction Codes10F Ordering Information Package DiagramVBL Document HistoryREV DIM