Cypress CY7C1472BV25, CY7C1470BV25 manual Logic Block Diagram CY7C1474BV25 1M x, Adv/Ld

Page 3

CY7C1470BV25

CY7C1472BV25, CY7C1474BV25

Logic Block Diagram – CY7C1474BV25 (1M x 72)

A0, A1, A

ADDRESS

REGISTER 0

A1

D1

Q1

A1'

MODE

A0

D0

BURST

Q0

A0'

ADV/LD

LOGIC

CLK

C

C

CEN

WRITE ADDRESS

WRITE ADDRESS

REGISTER 1

REGISTER 2

O

O

U

U

T

T

ADV/LD

S

P

D

P

E

U

A

U

BW a

WRITE REGISTRY

N

T

T

T

MEMORY

S

R

A

BW b

AND DATA COHERENCY

WRITE

E

S

B

CONTROL LOGIC

ARRAY

A

E

U

BW c

DRIVERS

G

T

F

BW d

M

I

E

F

P

S

E

E

BW e

S

T

R

R

E

BW f

I

S

R

N

BW g

S

G

E

E

BW h

WE

INPUT

E

INPUT

E

REGISTER 1

REGISTER 0

OE

READ LOGIC

CE1

CE2

CE3

ZZ

Sleep

Control

DQ s DQ Pa DQ Pb DQ Pc DQ Pd DQ Pe DQ Pf DQ Pg DQ Ph

Document #: 001-15032 Rev. *D

Page 3 of 29

[+] Feedback

Image 3

Contents Description 250 MHz 200 MHz 167 MHz Unit FeaturesFunctional Description Selection GuideLogic Block Diagram CY7C1472BV25 4M x Logic Block Diagram CY7C1470BV25 2M xADV/LD Logic Block Diagram CY7C1474BV25 1M xPin Tqfp Pinout Pin ConfigurationsMode CENNC/1G CE2 CLK TDI TDOBall Fbga 14 x 22 x 1.76 mm Pinout CY7C1474BV25 1M × TDI Pin Definitions Pin Name IO Type Pin DescriptionADV/LD DqpxFunctional Overview ZZ Mode Electrical Characteristics Burst Write AccessesParameter Description Test Conditions Min Max Unit Truth Table Address OperationUsed Function CY7C1474BV25 Partial Write Cycle DescriptionFunction CY7C1470BV25 Function CY7C1472BV25Ieee 1149.1 Serial Boundary Scan Jtag TAP Controller State DiagramTAP Instruction Set TAP Timing TAP AC Switching Characteristics Parameter Description Min Max Unit ClockHold Times Scan Register Sizes Register Name Bit Size TAP DC Electrical Characteristics And Operating Conditions5V TAP AC Test Conditions GND ≤ VI ≤ VddqBoundary Scan Exit Order 2M x Bit # Ball ID Identification Codes Instruction Description10 R1 11 R2 12 R3 13 P2 Boundary Scan Exit Order 4M xBoundary Scan Exit Order 1M x Bit # Ball IDRange Ambient Electrical CharacteristicsMaximum Ratings Operating RangeParameter Description Test Conditions Tqfp Fbga Unit CapacitanceThermal Resistance AC Test Loads and WaveformsOutput Times Switching CharacteristicsSetup Times Parameter Description 250 200 167 Unit Min MaxA3 A4 Switching WaveformsADV/LD Address DataNOP, Stall and Deselect Cycles Ordering Information 250 Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm Package DiagramsBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm Document History ECN No Issue Date Orig. of Change Description of Change