Cypress CY7C64345, CY7C6435x manual CY7C6431x

Page 9

 

 

 

 

 

CY7C6431x

 

 

 

 

 

CY7C64345, CY7C6435x

 

 

 

 

 

Table 3. 48-Pin Part Pinout (QFN) (continued)

 

 

 

 

 

 

 

Pin No.

Type

 

 

Pin Name

Description

26

XRES

Ext Reset

Active high external reset with internal pull down

 

 

 

 

27

I/O

P3[0]

Digital I/O

 

 

 

 

28

I/O

P3[2]

Digital I/O

 

 

 

 

29

I/O

P3[4]

Digital I/O

 

 

 

 

30

I/O

P3[6]

Digital I/O

 

 

 

 

31

I/O

P4[0]

Digital I/O

 

 

 

 

32

I/O

P4[2]

Digital I/O

 

 

 

 

33

I/O

P2[0]

Digital I/O

 

 

 

 

34

I/O

P2[2]

Digital I/O

 

 

 

 

35

I/O

P2[4]

Digital I/O

 

 

 

 

36

I/O

P2[6]

Digital I/O

 

 

 

 

37

IOH

P0[0]

Digital I/O

 

 

 

 

38

IOH

P0[2]

Digital I/O

 

 

 

 

39

IOH

P0[4]

Digital I/O

 

 

 

 

40

IOH

P0[6]

Digital I/O

 

 

 

 

41

Power

Vdd

Supply voltage

 

 

 

 

42

NC

NC

No connection

 

 

 

 

43

NC

NC

No connection

 

 

 

 

44

IOH

P0[7]

Digital I/O

 

 

 

 

45

IOH

P0[5]

Digital I/O

 

 

 

 

46

IOH

P0[3]

Digital I/O

 

 

 

 

47

Power

Vss

Supply ground

 

 

 

 

48

IOH

P0[1]

Digital I/O

 

 

 

 

 

 

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

Document Number: 001-12394 Rev *G

Page 9 of 28

[+] Feedback

Image 9
Contents Features EnCoRe V Block DiagramCypress Semiconductor Corporation 198 Champion Court Getting Started Functional OverviewEnCoRe V Core Additional System ResourcesPSoC Designer Software Subsystems Development ToolsDesigning with PSoC Designer Configure ComponentsSelect Components Generate, Verify, and DebugAcronyms Used Document ConventionsUnits of Measure Numeric NamingPin Configuration Pin Part PinoutPin Part Pinout QFN Pin No Type Name Description QFN Pin Part Pinout QFN Pin No Type Pin Name Description CY7C64355/CY7C64356 48-Pin enCoRe V USB DeviceCY7C6431x Register Conventions Register ReferenceRegister Mapping Tables Register Conventions DescriptionRegister Map Bank 0 Table User Space Name Addr 0,Hex AccessName Addr 1,Hex Access Register Map Bank 1 Table Configuration SpaceUnits of Measure Symbol Unit of Measure Electrical SpecificationsINL ADC Electrical SpecificationsDC Electrical Characteristics Electrical CharacteristicsDC Chip Level Specifications Absolute Maximum RatingsDC General Purpose IO Specifications DC POR and LVD Specifications AC Electrical Characteristics DC Programming SpecificationsAC Chip Level Specifications 160 175 AC External Clock Specifications AC General Purpose I/O SpecificationsAC Programming Specifications AC SPI SpecificationsAC SPI Specifications Symbol Description Min Typ Max Units Definition of Timing for Fast/Standard Mode on the I2C Bus AC I2C SpecificationsPackaging Dimensions Package DiagramPin 5 x 5 x 0.55 mm QFN Pin 7 x 7 x 0.9 mm QFN Package HandlingSolder Reflow Peak Temperature Thermal ImpedancesOrdering Information TYJ/ARI Document HistoryWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal Information