Cypress CY7C027VN, CY7C037AV, CY7C037V, CY7C028V manual Timing Diagram of Read with Busy M/S=HIGH33

Page 12

CY7C027V/027VN/027AV/028V

CY7C037V/037AV/038V

Figure 11. Timing Diagram of Read with BUSY (M/S=HIGH)[33]

R/W

BUSY

tWB

tPWE

tWH

Note

33. CEL = CER = LOW.

Document #: 38-06078 Rev. *B

Page 12 of 18

[+] Feedback

Image 12

Contents Features Logic Block DiagramCypress Semiconductor Corporation 198 Champion Court Pin Configurations Pin Tqfp Top ViewMaximum Access Time Typical Operating Current Selection GuideParameter Unit Pin Definitions ArchitectureFunctional Description Busy Master/SlaveSemaphore Operation Electrical Characteristics Over the Operating Range Maximum RatingsOperating Range Capacitance5Switching Characteristics Over the Operating Range6 Including scope and jigRead Cycle Write CycleData Retention Mode TimingInterrupt Timing Semaphore TimingSwitching Waveforms Read Cycle No Either Port Address Access15, 16Write Cycle No R/W Controlled Timing 20, 21, 22 CY7C027V/027VN/027AV/028V Timing Diagram of Read with Busy M/S=HIGH33 CER ValidFirst Right Address Valid FirstRight Side Clears INT R Right Side Sets IntlLeft Side Clears INT L Non-Contending Read/Write Inputs Outputs 9 -I/O 0 -I/O OperationInterrupt Operation Example assumes Left Port Right Port FunctionOrdering Information 32K x16 3.3V Asynchronous Dual-Port Sram64K x16 3.3V Asynchronous Dual-Port Sram 32K x18 3.3V Asynchronous Dual-Port SramPackage Diagram Pin Pb-Free Thin Plastic Quad Flat Pack Tqfp A100Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsDocument History