Cypress manual CY14B104L, CY14B104N

Page 10

 

 

 

CY14B104L, CY14B104N

 

Figure 7. SRAM Read Cycle #2: CE and OE Controlled[3, 14, 18]

$GGUHVV

 

$GGUHVV9DOLG

 

 

 

W5&

W+=&(

&(

 

W$&(

 

 

 

 

 

 

W$$

 

 

W/=&(

 

W

 

 

 

+=2(

2(

 

W'2(

 

 

 

 

 

W/=2(

 

W+=%(

%+(%/(

 

W'%(

 

 

 

 

 

W/=%(

 

'DWD2XWSXW

+LJK,PSHGDQFH

 

2XWSXW'DWD9DOLG

W38

 

 

 

W3'

 

 

 

,&&

6WDQGE\

$FWLYH

 

Figure 8. SRAM Write Cycle #1: WE Controlled[3, 17, 18, 19]

 

 

W:&

 

$GGUHVV

 

$GGUHVV9DOLG

 

 

W6&(

W+$

&(

 

 

 

 

 

W%:

 

%+(%/(

 

 

 

 

 

W$:

 

 

 

W3:(

 

:(

 

W6$

 

 

 

 

 

 

W6'

W+'

'DWD,QSXW

 

 

,QSXW'DWD9DOLG

 

 

W+=:(

W/=:(

'DWD2XWSXW

3UHYLRXV'DWD

+LJK,PSHGDQFH

 

 

Notes

19. CE or WE must be >VIH during address transitions.

Document #: 001-07102 Rev. *L

Page 10 of 25

[+] Feedback

Image 10
Contents Functional Description FeaturesLogic Block Diagram1, 2 Cypress Semiconductor CorporationNot to scale PinoutsTop View TsopPin Definitions Sram Write Device OperationSram Read AutoStore OperationA15 A07 Mode Power Hardware Recall Power UpMode Selection Software StoreData Protection Mode Selection A15 A07 PowerPreventing AutoStore Noise ConsiderationsOperating Range DC Electrical CharacteristicsMaximum Ratings RangeThermal Resistance Data Retention and EnduranceCapacitance AC Test ConditionsMin Max AC Switching CharacteristicsSwitching Waveforms Sram Read CycleCY14B104L, CY14B104N Sram Write Cycle #2 CE Controlled 3, 17, 18 Parameters Description CY14B104L/CY14B104N Unit Min Max AutoStore/Power Up RecallHSB Software Controlled STORE/RECALL Cycle Parameters Description 20 ns 25 ns 45 ns Unit Min MaxHardware Store Pulse Width Hardware Store CycleHardware Store LOW to Store Busy 500 Truth Table For Sram Operations Inputs/Outputs2 Mode PowerHigh Z Ordering Information CY14B104L-BA45XCT CY14B104L-ZS45XCTCY14B104L-ZS45XIT CY14B104L-BA45XITZS Tsop Part Numbering NomenclatureCY 14 B 104 L ZS P 20 X C T NvsramPackage Diagrams Pin Tsop IIBall Fbga 6 mm x 10 mm x 1.2 mm 51-85160 PCI Document HistoryTUP UHAGVCH/PYRS Aesa GVCH/DSGSales, Solutions, and Legal Information USB