SDI Technologies SDIO Card manual Sdio Signaling Definition, Sdio Card Types, Sdio Card modes

Page 11

©Copyright 2000-2007 SD Card Association

SDIO Simplified Specification Version 2.00

2.SDIO Signaling Definition

2.1SDIO Card Types

This specification defines two types of SDIO cards. The Full-Speed card supports SPI, 1-bit SD and the 4-bit SD transfer modes at the full clock range of 0-25MHz. The Full-Speed SDIO cards have a data transfer rate of over 100 Mb/second (10 MB/Sec). A second version of the SDIO card is the Low-Speed SDIO card. This card requires only the SPI and 1-bit SD transfer modes. 4-bit support is optional. In addition, Low-Speed SDIO cards shall support a full clock range of 0-400 KHz. The intended use of Low-Speed cards is to support low-speed I/O capabilities with a minimum of hardware. The Low-Speed cards support such functions as modems, bar-code scanners, GPS receivers etc. If a card is a ‘Combo card’ (memory plus SDIO) then Full-Speed and 4-bit operation is mandatory for both the memory and SDIO portions of the card.

2.2SDIO Card modes

There are 3 signaling modes defined for SD memory cards that also apply to SDIO Card:

2.2.1SPI (Card mandatory support)

The SPI bus topology is defined in section 3.5.2 and the protocol is defined in sections 3.6.2 and 7 of the SD Physical Specification Version 2.00. In this mode pin 8, which is undefined for memory, is used as the interrupt pin. All other pins and signaling protocols are identical to the SD Physical Specification.

2.2.21-bit SD Data Transfer Mode (Card Mandatory Support)

This mode is identical to the 1 data bit (narrow) mode defined for SD Memory in section 3.6.1 of the SD Physical Specification. In this mode, data is transferred on the DAT[0] pin only. In this mode pin 8, which is undefined for memory, is used as the interrupt pin. All other pins and signaling protocols are identical to the SD Memory specification.

2.2.34-bit SD Data Transfer Mode (Mandatory for High-Speed Cards, Optional for Low-Speed)

This mode is identical to the 4 data bit mode (wide) defined for SD Memory in section 3.6.1 of the SD Physical Specification. In this mode, data is transferred on all 4 data pins (DAT[3:0]). In this mode the interrupt pin is not available for exclusive use as it is utilized as a data transfer line. Thus, if the interrupt function is required, a special timing is required to provide interrupts. See section 8.1.2 for details of this operation. The 4-bit SD mode provides the highest data transfer possible, up to 100 Mb/sec.

2.3SDIO Host Modes

If a SDIO aware host supports the SD transfer mode, it is recommended that both the 1-bit and 4-bit modes be supported. While a SDIO host that supports only the 4-bit transfer mode is possible, its performance with a Low-Speed SDIO card may be reduced. This is because the only means to transfer data to and from a Low-Speed card would be the single byte per command transfer (using the IO_RW_DIRECT command (CMD52) see 5.1).

2

Page 10 Page 12
Image 11
Page 10 Page 12
Contents SD Specifications Part E1 Sdio Simplified Specification Date Version Sdio Simplified Specification VersionChanges compared to previous issue Release of SD Simplified Specification Conventions Used in This Document Table of Contents SPI and SD 1-bit Mode Interrupts 16.2 Table of Tables Table of Figures Standard Sdio Functions Sdio FeaturesGeneral Description Primary Reference DocumentSdio Host Modes Sdio Signaling DefinitionSdio Card Types Sdio Card modesSignal connection to two 4-bit Sdio cards Signal PinsDifferences in I/O card Initialization ResetSdio Card Initialization Sdio Simplified Specification Version MEM=0 Card initialization flow in SD mode Sdio aware host Illegal Command F8=0 Card initialization flow in SPI mode Sdio aware host OCR bit Iosendopcond Command CMD5VDD Voltage Window Position OCR Values for CMD5Iosendopcond Response R4 Response R4 in SD modeRe-initialize both I/O and Memory Acceptable Commands after InitializationRecommendations for RCA after Reset Special Initialization considerations for Combo CardsRe-Initialization Flow for Memory controller Re-Initialization Flow for I/O ControllerEnabling CRC in SPI Combo Card Unsupported SD Memory Commands Differences with SD Memory SpecificationSdio Command List Bus Width Reset for SdioModified R6 Response Card Detect Resistor States Card Detect ResistorTimings Combo Card 4-bit ControlRead Abort Data Transfer Block SizesData Transfer Abort Changes to SD Memory Fixed RegistersRCA Register OCR RegisterCID Register CSD RegisterBit Identifier Type Value Description Sdio Status Register StructureClear Iorwdirect Command CMD52 New I/O Read/Write Commands1 CMD52 Response SD modes ComcrcerrorIllegalcommand Iorwdirect Response R5TRN=Transfer DIS=DisabledIdentifier Type Value Description Clear Condition CMD=DAT lines freeCRC Iorwextended Command CMD53Iorw Extended command Op Code Definition OP code Command operation1 CMD53 Data Transfer Format Byte Count ValuesInterrupts Register Access TimeSdio Card Internal Operation OverviewSdio Fixed Internal Map Suspend/ResumeRead Wait CMD52 During Data TransferCard Common Control Registers Cccr Common I/O Area CIAIOE3 Card Common Control Registers CccrType CCCR/SDIOTo abort transfers to/from memory Scsi 4BLS Transaction of function 0 CIA Empc Cccr bit DefinitionsField Type Function Basic Registers FBRAddress Function Basic Information Registers FBRFBR bit and field definitions Sdio Simplified Specification Version Field TypeCard Information Structure CIS and reserved area of CIA Setting Block Size with CMD53Card Information Structure CIS Multiple Function Sdio CardsState Diagram for Bus State Machine Bus State DiagramCSA Data Format CSA AccessEmbedded I/O Code Storage Area CSA Interrupt Timing Sdio InterruptsInterrupt Clear Timing Terminated Data Transfer Interrupt CycleSdio Suspend/Resume Operation Sdio Read Wait Operation Master Power Control Power ControlPower Control Overview Power Control support for Sdio CardsReference Tuples by Master Power Control and Power Select Power Control Support for the Sdio HostPower Selection High-Power TuplesPower Control Operation Switching Bus Speed Mode in a Combo Card High-Speed ModeSdio High-Speed Mode Sdio Physical Properties Sdio PowerSdio Simplified Specification Version Inrush Current Limiting Byte Order Within Tuples CIS FormatsCIS Reference Document Basic Tuple Format and Tuple Chain StructureCode Name Description Tuple VersionSdio Card Metaformat Tuples Supported by Sdio CardsCistplfuncid Function Identification Tuple Cistplmanfid Manufacturer Identification String TupleSdio Specific Extensions Cistplmanfid Manufacturer Identification TupleTplfidfunction Tuple for Function 0 common Cistplfunce Function Extension TupleCistplfunce Tuple General Structure Cistplfunce Tuple for Function 0 commonByte Cistplfunce Tuple for FunctionTplfidfunction Tuple for Function Sdio Simplified Specification Version Bit Name Tplfidfunction Field Descriptions for Functions10 Tplfefunctioninfo Definition 11 Tplfecsaproperty Definition13 Cistplsdioext Tuple Reserved for Sdio Cards Cistplsdiostd Function is a Standard Sdio Function12 Cistplsdiostd Tuple Reserved for Sdio Cards Cistplsdioext Tuple Reserved for Sdio CardsNormative SD and SPI Command ListTable A-14 SD Mode Command List Sdmem Sdio Table A-15 SPI Mode Command ListNormative References Appendix BAbbreviations and Terms Appendix CLOW, High Informative
Top Page Image Contents