©Copyright
SDIO Simplified Specification Version 2.00
8.1.7Terminated Data Transfer Interrupt Cycle
This section is not included in the Simplified Specification.
8.1.8Interrupt Clear Timing
Since the SDIO card uses level sensitive interrupts, the host shall clear pending interrupts with an I/O read or write to some function unique area. In some host implementations, the sending of a CMD52 to the card is handled by host adapter hardware while the host CPU can execute other operations. This condition may allow an interrupt that has already been handled to
The rest of this section is not included in the Simplified Specification.
41