SDI Technologies SDIO Card OCR Register, CID Register, CSD Register, RCA Register, DSR Register

Page 28

©Copyright 2000-2007 SD Card Association

SDIO Simplified Specification Version 2.00

4.10.1OCR Register

All SD cards (memory, I/O and combo) shall have at least one OCR register. If the card is a combo card, it may have two OCR’s (one for memory and one for I/O). The memory portion of a combo card has an OCR accessed using ACMD41 and CMD58. The I/O portion of a card has an OCR with the same structure that is accessed via CMD5. If there are multiple OCR’s the voltage range may not be identical. Some I/O functions may have a wider VDD range than that reflected in the I/O OCR register. The I/O OCR shall be the logical AND of the voltage ranges(s) of all I/O functions. Note that the I/O OCR format is different from the memory version in that it is only 24 bits long. For details, see Table 3-1. The per-function voltage for each I/O function can be read in the CIS for the card.

4.10.2CID Register

There shall be a maximum of one CID register per SD card. If the card contains both memory and I/O, the CID register information is unchanged from the SD 1.01 version and reflects the information from the memory portion of the card. If the card is I/O only, the CID register and the associated access command (CMD10) are not supported. If the host attempts to access this register in an I/O only card, a card in SPI mode shall respond with an "Invalid Command" error response and a card in SD mode shall not respond.

4.10.3CSD Register

There shall be a maximum of one CSD register per SD card. If the card contains both memory and I/O, the CSD register information is unchanged from the SD 1.01 version and reflects the information from the memory portion of the card. If the card is I/O only, the CSD register and the associated access command (CMD9) are not supported. If the host attempts to access this register in an I/O only card, a card in SPI mode shall respond with an "Invalid Command" error response and a card in SD mode shall not respond.

4.10.4RCA Register

There shall only be one RCA register per SD card. The RCA value shall apply to the card as a whole. All functions and any memory share the same card address.

4.10.5DSR Register

SDIO only cards do not support the DSR register. In the case of combo cards, support is optional as defined in the SD Physical Specification.

4.10.6SCR Register

There shall be a maximum of one SCR register per SD card. If the card contains both memory and I/O, the SCR register information is unchanged from the SD 1.01 version and reflects the information from the memory portion of the card. If the card is I/O only, the SCR register and the associated access command (ACMD51) are not supported. If the host attempts to access this register in an I/O only card, a card in SPI mode shall respond with an "Invalid Command" error response and a card in SD mode shall not respond.

4.10.7SD Status

There shall be a maximum of one SD Status register per SD card. If the card contains both memory and I/O, the SD Status register information is unchanged from the SD 1.01 version and reflects the information from the memory portion of the card. If the card is I/O only, the SD Status register and the associated access command (ACMD13) are not supported. If the host attempts to access this register in an I/O only card, a card in SPI mode shall respond with an "Invalid Command" error response and a card in SD mode shall not respond.

4.10.8Card Status Register

The structure of the SDIO status register is shown in Table 4-7. For SDIO specific operations in the SD mode that return the card status register contents (i.e. the response to CMD7), some bits are not applicable to I/O operations and shall be returned as 0. These unused bits are identified as type N/A. For combo cards, the values returned shall reflect the memory status. The CURRENT_STATE bits (12:9) shall reflect the memory Controller State. For an I/O only card, the unused bits are 0 and the Current_State bits (12:9) shall be 0xF (15) to

19

Page 27 Page 29
Image 28
Page 27 Page 29
Contents SD Specifications Part E1 Sdio Simplified Specification Changes compared to previous issue Sdio Simplified Specification VersionDate Version Release of SD Simplified Specification Conventions Used in This Document Table of Contents SPI and SD 1-bit Mode Interrupts 16.2 Table of Tables Table of Figures Sdio Features General DescriptionPrimary Reference Document Standard Sdio FunctionsSdio Signaling Definition Sdio Card TypesSdio Card modes Sdio Host ModesSignal Pins Signal connection to two 4-bit Sdio cardsSdio Card Initialization ResetDifferences in I/O card Initialization Sdio Simplified Specification Version MEM=0 Card initialization flow in SD mode Sdio aware host Illegal Command F8=0 Card initialization flow in SPI mode Sdio aware host Iosendopcond Command CMD5 VDD Voltage Window PositionOCR Values for CMD5 OCR bitResponse R4 in SD mode Iosendopcond Response R4Acceptable Commands after Initialization Recommendations for RCA after ResetSpecial Initialization considerations for Combo Cards Re-initialize both I/O and MemoryRe-Initialization Flow for I/O Controller Re-Initialization Flow for Memory controllerEnabling CRC in SPI Combo Card Sdio Command List Differences with SD Memory SpecificationUnsupported SD Memory Commands Modified R6 Response Reset for SdioBus Width Card Detect Resistor TimingsCombo Card 4-bit Control Card Detect Resistor StatesData Transfer Block Sizes Data Transfer AbortChanges to SD Memory Fixed Registers Read AbortOCR Register CID RegisterCSD Register RCA RegisterClear Sdio Status Register StructureBit Identifier Type Value Description New I/O Read/Write Commands Iorwdirect Command CMD52Comcrcerror IllegalcommandIorwdirect Response R5 1 CMD52 Response SD modesDIS=Disabled Identifier Type Value Description Clear ConditionCMD=DAT lines free TRN=TransferIorwextended Command CMD53 Iorw Extended command Op Code DefinitionOP code Command operation CRCByte Count Values 1 CMD53 Data Transfer FormatRegister Access Time Sdio Card Internal OperationOverview InterruptsSuspend/Resume Read WaitCMD52 During Data Transfer Sdio Fixed Internal MapCommon I/O Area CIA Card Common Control Registers CccrCard Common Control Registers Cccr TypeCCCR/SDIO IOE3To abort transfers to/from memory Scsi 4BLS Transaction of function 0 CIA Cccr bit Definitions EmpcFunction Basic Registers FBR AddressFunction Basic Information Registers FBR Field TypeSdio Simplified Specification Version Field Type FBR bit and field definitionsSetting Block Size with CMD53 Card Information Structure CISMultiple Function Sdio Cards Card Information Structure CIS and reserved area of CIABus State Diagram State Diagram for Bus State MachineEmbedded I/O Code Storage Area CSA CSA AccessCSA Data Format Sdio Interrupts Interrupt TimingTerminated Data Transfer Interrupt Cycle Interrupt Clear TimingSdio Suspend/Resume Operation Sdio Read Wait Operation Power Control Power Control OverviewPower Control support for Sdio Cards Master Power ControlPower Control Support for the Sdio Host Power SelectionHigh-Power Tuples Reference Tuples by Master Power Control and Power SelectPower Control Operation Sdio High-Speed Mode High-Speed ModeSwitching Bus Speed Mode in a Combo Card Sdio Power Sdio Physical PropertiesSdio Simplified Specification Version Inrush Current Limiting CIS Formats CIS Reference DocumentBasic Tuple Format and Tuple Chain Structure Byte Order Within TuplesTuple Version Sdio Card MetaformatTuples Supported by Sdio Cards Code Name DescriptionCistplmanfid Manufacturer Identification String Tuple Sdio Specific ExtensionsCistplmanfid Manufacturer Identification Tuple Cistplfuncid Function Identification TupleCistplfunce Function Extension Tuple Cistplfunce Tuple General StructureCistplfunce Tuple for Function 0 common Tplfidfunction Tuple for Function 0 commonTplfidfunction Tuple for Function Cistplfunce Tuple for FunctionByte Sdio Simplified Specification Version Tplfidfunction Field Descriptions for Functions 10 Tplfefunctioninfo Definition11 Tplfecsaproperty Definition Bit NameCistplsdiostd Function is a Standard Sdio Function 12 Cistplsdiostd Tuple Reserved for Sdio CardsCistplsdioext Tuple Reserved for Sdio Cards 13 Cistplsdioext Tuple Reserved for Sdio CardsTable A-14 SD Mode Command List SD and SPI Command ListNormative Table A-15 SPI Mode Command List Sdmem SdioAppendix B Normative ReferencesAppendix C Abbreviations and TermsLOW, High Informative
Top Page Image Contents