Xilinx 3.2 manual Componentname/implement/results, Componentname/simulation

Page 20

Chapter 4: Detailed Example Design

<component_name>/implement

The implement directory contains the core implementation script files. Generated for Full- System Hardware Evaluation and Full license types.

Table 4-5:Implement Directory

Name

Description

 

 

<project_dir>/<component_name>/implement

 

 

implement.{batsh}

A Windows (.bat) or Linux script that

 

processes the example design.

 

 

xst.prj

The XST project file for the example design

 

that lists all of the source files to be

 

synthesized. Only available when the CORE

 

Generator software project option is set to

 

ISE® or Other.

 

 

xst.scr

The XST script file for the example design

 

used to synthesize the core. Only available

 

when the CORE Generator software Vendor

 

project option is set to ISE or Other.

 

 

Back to Top

 

<component_name>/implement/results

The results directory is created by the implement script, after which the implement script results are placed in the results directory.

Table 4-6:Results Directory

Name

Description

 

 

<project_dir>/<component_name>/implement/results

Implement script result files.

Back to Top

<component_name>/simulation

The simulation directory contains the simulation scripts provided with the core.

Table 4-7:Simulation Directory

Name

Description

 

 

<project_dir>/<component_name>/simulation

 

 

glbl.v

Verilog test file provided with the

 

demonstration test bench.

 

 

can_v3_2_tb.v[hd]

Verilog/VHDL test file provided with the

 

demonstration test bench.

 

 

Back to Top

 

20

www.xilinx.com

CAN Getting Started Guide

 

 

UG186 April 19, 2010

Page 19 Page 21
Image 20
Page 19 Page 21
Contents LogiCORE IP can UG186 April 19Revision History Version RevisionTable of Contents Detailed Example Design Schedule of Figures 1Example DesignCan Getting Started Guide Conventions Guide ContentsAbout This Guide Online Document Preface About This Guide Convention Meaning or Use ExampleIntroduction About the Core System RequirementsWindows LinuxRecommended Design Experience Additional Core ResourcesTechnical Support FeedbackLicensing the Core Before you BeginLicense Options Simulation OnlyInstalling Your License File Obtaining Your License KeyQuick Start Example Design OverviewGenerating the Core Quick Start Example DesignSetting up for Simulation Implementing the Example DesignSimulating the Example Design Implementing the Example DesignFunctional Simulation Timing SimulationDetailed Example Design Directory and File Contents Directory and File Contents Componentnameexample designComponentname/doc Name DescriptionComponentname/implement Componentname/implement/resultsComponentname/simulation 5Implement Directory Name DescriptionComponentname/simulation/functional Simulation/timing Implementation Scripts Implementation ScriptsSimulation Scripts Example Design Configuration 1illustrates the example design configurationDemonstration Test Bench Demonstration Test BenchTest Bench Functionality Core with Acceptance Filtering Customizing the Demonstration Test Bench Changing the DataDetailed Example Design
Top Page Image Contents