Software Controlled STORE/RECALL Cycles 21 | Cypress CY14B101K

CY14B101K

Software Controlled STORE/RECALL Cycles [21, 22]

Parameter	Alt.	Description	25 ns		35 ns		45 ns		Unit
Parameter	Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
tRC	tAVAV	STORE/RECALL Initiation Cycle	25		35		45		ns
		Time
tSA	tAVEL	Address Setup Time	0		0		0		ns
tCW	tELEH	Clock Pulse Width	20		25		30		ns
tHA	tEHAX	Address Hold Time	1		1		1		ns
tRECALL		RECALL Duration		170		170		170	μs

Figure 13. CE Controlled Software STORE/RECALL Cycle [22]

ADDRESS

CE

OE

tRC

ADDRESS # 1

tSA					tSCE
tSA					tSCE

tHA

tRC

ADDRESS # 6

tSTORE / tRECALL

DQ (DATA)

HIGH IMPEDANCE

DATA VALID

DATA VALID

Figure 14. OE Controlled Software STORE/RECALL Cycle [22]

ADDRESS

CE

OE

tRC

ADDRESS # 1

tSA					tSCE
tSA					tSCE

tHA

tRC

ADDRESS # 6

tSTORE / tRECALL

DQ (DATA)

DATA VALID

DATA VALID	HIGH IMPEDANCE

Notes

21.The software sequence is clocked with CE controlled or OE controlled READs.

22.The six consecutive addresses are read in the order listed in the Table 2 on page 6. WE is HIGH during all six consecutive cycles.

Document Number: 001-06401 Rev. *I

Page 20 of 28

[+] Feedback

Image 20

Cypress CY14B101K Software Controlled STORE/RECALL Cycles 21, Parameter Alt Description 25 ns 35 ns 45 ns Unit Min Max

Contents

Features Logic Block DiagramFunctional Description Cypress Semiconductor Corporation 198 Champion Court Pin Configurations Output Enable, Active LOW. The active lowPower Supply Inputs to the Device Pin Definitions Hardware Store HSB Operation Device OperationAutoStore Operation Hardware Recall Power Up Software StoreSoftware Recall Data Protection Low Average Active Power Best Practices Current versus Cycle Time Mode Selection A15 A0 Power Read SramWrite Sram Store Real Time Clock Operation Calibrating the Clock AlarmWatchdog Timer Power Monitor InterruptsInterrupt Register Flags Register Interrupt Block Diagram Recommended Values RTC Register Map5 BCD Format Data Function/Range WDF Oscf Register Map Detail Time Keeping Years 0x1FFFF 10s Years Time Keeping Months 0x1FFFE 10s MonthDate Time Keeping Hours 0x1FFFB Time Keeping Minutes 0x1FFFA Alarm Day 0x1FFF5 Register Map Detail Calibration/Control0x1FFF7 Interrupt Status/Control 0x1FFF6 When the Flags register is read or on power-up Register Map Detail Alarm Hours 0x1FFF4 10s Alarm HoursTo ignore the hours value Alarm Minutes 0x1FFF3 DC Electrical Characteristics Range Ambient TemperatureMaximum Ratings Operating Range Data Retention and Endurance CapacitanceThermal Resistance AC Test Conditions AC Switching Characteristics Parameter Sram Read Cycle Min Max Parameter Sram Write Cycle AutoStore or Power Up Recall Parameter Description CY14B101K Unit Min Max Software Controlled STORE/RECALL Cycles 21 Parameter Alt Description 25 ns 35 ns 45 ns Unit Min Max Soft Sequence Commands Hardware Store Cycle Truth Table For Sram Operations RTC CharacteristicsInputs and Outputs Mode Power Part Numbering Nomenclature CY 14 B 101 K SP 25 X C T Nvsram Ordering Information Package Diagrams Pin Shrunk Small Outline Package Document History Orig. of Change Submission Description of Change Date Updated Features 2663934 USB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions