CY14B104L, CY14B104N
AC Switching Characteristics
| Parameters | Description | 20 ns | 25 ns | 45 ns | Unit | |||||
| Cypress |
| Alt | Min | Max | Min | Max | Min | Max | ||
| Parameters |
| Parameters |
|
| ||||||
|
|
|
|
|
|
|
|
|
| ||
SRAM Read | Cycle |
|
|
|
|
|
|
|
| ||
tACE | tACS | Chip Enable Access Time |
| 20 |
| 25 |
| 45 | ns | ||
tRC[14] | tRC | Read Cycle Time | 20 |
| 25 |
| 45 |
| ns | ||
t | [15] | t | AA | Address Access Time |
| 20 |
| 25 |
| 45 | ns |
| AA |
|
|
|
|
|
|
|
|
| |
tDOE | tOE | Output Enable to Data Valid |
| 10 |
| 12 |
| 20 | ns | ||
tOHA[15] | tOH | Output Hold After Address Change | 3 |
| 3 |
| 3 |
| ns | ||
tLZCE[16] | tLZ | Chip Enable to Output Active | 3 |
| 3 |
| 3 |
| ns | ||
tHZCE[16] | tHZ | Chip Disable to Output Inactive |
| 8 |
| 10 |
| 15 | ns | ||
tLZOE[16] | tOLZ | Output Enable to Output Active | 0 |
| 0 |
| 0 |
| ns | ||
tHZOE[16] | tOHZ | Output Disable to Output Inactive |
| 8 |
| 10 |
| 15 | ns | ||
tPU[13] | tPA | Chip Enable to Power Active | 0 |
| 0 |
| 0 |
| ns | ||
tPD[13] | tPS | Chip Disable to Power Standby |
| 20 |
| 25 |
| 45 | ns | ||
tDBE | - | Byte Enable to Data Valid |
| 10 |
| 12 |
| 20 | ns | ||
tLZBE | - | Byte Enable to Output Active | 0 |
| 0 |
| 0 |
| ns | ||
tHZBE | - | Byte Disable to Output Inactive |
| 8 |
| 10 |
| 15 | ns | ||
SRAM Write | Cycle |
|
|
|
|
|
|
|
| ||
tWC | tWC | Write Cycle Time | 20 |
| 25 |
| 45 |
| ns | ||
tPWE | tWP | Write Pulse Width | 15 |
| 20 |
| 30 |
| ns | ||
tSCE | tCW | Chip Enable To End of Write | 15 |
| 20 |
| 30 |
| ns | ||
tSD | tDW | Data Setup to End of Write | 8 |
| 10 |
| 15 |
| ns | ||
tHD | tDH | Data Hold After End of Write | 0 |
| 0 |
| 0 |
| ns | ||
tAW | tAW | Address Setup to End of Write | 15 |
| 20 |
| 30 |
| ns | ||
tSA | tAS | Address Setup to Start of Write | 0 |
| 0 |
| 0 |
| ns | ||
tHA | tWR | Address Hold After End of Write | 0 |
| 0 |
| 0 |
| ns | ||
tHZWE[16,17] | tWZ | Write Enable to Output Disable |
| 8 |
| 10 |
| 15 | ns | ||
tLZWE[16] | tOW | Output Active after End of Write | 3 |
| 3 |
| 3 |
| ns | ||
tBW | - | Byte Enable to End of Write | 15 |
| 20 |
| 30 |
| ns | ||
Switching Waveforms
Figure 6. SRAM Read Cycle #1: Address Controlled[14, 15, 18]
| W5& |
$GGUHVV | $GGUHVV9DOLG |
| W$$ |
'DWD2XWSXW | 3UHYLRXV'DWD9DOLG |
| W2+$ |
Notes
14.WE must be HIGH during SRAM read cycles.
15.Device is continuously selected with CE, OE and BHE / BLE LOW.
16.Measured ±200 mV from steady state output voltage.
17.If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
18.HSB must remain HIGH during READ and WRITE cycles.
2XWSXW'DWD9DOLG
Document #: | Page 9 of 25 |
[+] Feedback
