CY14B104L, CY14B104N

Hardware STORE Cycle

Parameters

Description

CY14B104L/CY14B104N

Unit

Min

Max

 

 

 

tPHSB

Hardware STORE Pulse Width

15

 

ns

tHLBL

Hardware STORE LOW to STORE Busy

 

500

ns

Switching Waveforms

Figure 14. Hardware STORE Cycle[21]

:ULWHODWFKVHW

+6% ,1

+6% 287

W3+6%

W6725(

W+/%/

W'(/$<

W+++'

W/=+6%

'4 'DWD2XW

:ULWHODWFKQRWVHW

+6% ,1

+6% 287

W3+6%

W+/%/

W'(/$<

W+++'

'4 'DWD2XW

Figure 15. Soft Sequence Processing[27, 28]

 

6RIW6HTXHQFH

W66

6RIW6HTXHQFH

W66

 

&RPPDQG

 

 

&RPPDQG

 

 

$GGUHVV

$GGUHVV

$GGUHVV

$GGUHVV

$GGUHVV

 

 

W6$

 

W&:

 

W&:

 

&(

 

 

 

 

 

 

9&&

 

 

 

 

 

 

Notes

27.This is the amount of time it takes to take action on a soft sequence command. VCC power must remain HIGH to effectively register command.

28.Commands such as STORE and RECALL lock out IO until operation is complete which further increases this time. See the specific command.

Document #: 001-07102 Rev. *L

Page 14 of 25

[+] Feedback

Page 14
Image 14
Cypress CY14B104L, CY14B104N manual Hardware Store Cycle, Hardware Store Pulse Width, Hardware Store LOW to Store Busy 500