Cypress CY7C1161V18, CY7C1163V18, CY7C1165V18, CY7C1176V18 CY7C1161V18, CY7C1176V18 CY7C1163V18, CY7C1165V18

CY7C1161V18, CY7C1176V18
CY7C1163V18, CY7C1165V18
Document Number: 001-06582 Rev. *D Page 16 of 29
TAP Controller Block Diagram
Figure 3. Tap Controller Block Diagram
TAP Electrical Characteristics
The Tap Electrical Characteristics table over the operating range follows.[13, 14, 15]
Parameter Description Test Conditions Min Max Unit
VOH1 Output HIGH Voltage IOH = −2.0 mA 1.4 V
VOH2 Output HIGH Voltage IOH = −100 μA1.6 V
VOL1 Output LOW Voltage IOL = 2.0 mA 0.4 V
VOL2 Output LOW Voltage IOL = 100 μA0.2V
VIH Input HIGH Voltage 0.65 VDD VDD + 0.3 V
VIL Input LOW Voltage –0.3 0.35 VDD V
IXInput and Output Load Current GND ≤ VI ≤ VDD –5 5 μA
0
012..
29
3031
Boundary Scan Register
Identification Register
012..
.
.106
012
Instruction Register
Bypass Register
Selection
Circuitry Selection
Circuitry
TAP Co ntro ller
TDI TDO
TCK
TMS
Notes
13.These characteristic pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics table.
14.Overshoot: VIH(AC) < VDDQ + 0.35V (pulse width less than tCYC/2), Undershoot: VIL(AC) > −0.3V (pulse width less than tCYC/2)
15.All voltage referenced to ground.
[+] Feedback [+] Feedback