|
|
|
|
|
|
| CY7C1161V18, CY7C1176V18 | |
|
|
|
|
|
|
| CY7C1163V18, CY7C1165V18 | |
|
|
|
|
|
|
| ||
Pin Definitions (continued) | ||||||||
|
|
|
|
|
| |||
| Pin Name | IO |
|
| Pin Description | |||
|
|
|
| Echo Clock | Synchronous Echo Clock Outputs. This is a free running clock and is synchronized to the input | |||
| CQ | |||||||
|
|
|
|
| clock (K) of the | |||
|
|
|
|
| on page 23. | |||
|
|
|
| |||||
| ZQ | Input | Output Impedance Matching Input. Used to tune the device outputs to the system data bus | |||||
|
|
|
|
| impedance. CQ, CQ and Q[x:0] output impedance are set to 0.2 x RQ, where RQ is a resistor | |||
|
|
|
|
| connected between ZQ and ground. Alternatively, this pin is connected directly to VDDQ, which | |||
|
|
|
|
| enables the minimum impedance mode. This pin cannot be connected directly to GND or left uncon- | |||
|
|
|
|
| nected. | |||
|
|
|
|
| ||||
|
|
|
| Input | DLL Turn Off − Active LOW. Connecting this pin to ground turns off the DLL inside the device. The | |||
| DOFF | |||||||
|
|
|
|
| timings in the DLL | |||
|
|
|
|
| operation, this pin is connected to a pull up through a 10 KΩ or less pull up resistor. The device | |||
|
|
|
|
| behaves in | |||
|
|
|
|
| of up to 167 MHz with | |||
|
|
|
| |||||
| TDO | Output | TDO for JTAG. | |||||
|
|
|
| |||||
| TCK | Input | TCK Pin for JTAG. | |||||
|
|
|
| |||||
| TDI | Input | TDI Pin for JTAG. | |||||
|
|
|
| |||||
| TMS | Input | TMS Pin for JTAG. | |||||
|
|
|
| |||||
| NC | N/A | Not Connected to the Die. Can be tied to any voltage level. | |||||
|
|
|
| |||||
| NC/36M | N/A | Not Connected to the Die. Can be tied to any voltage level. | |||||
|
|
|
| |||||
| NC/72M | N/A | Not Connected to the Die. Can be tied to any voltage level. | |||||
|
|
|
| |||||
| NC/144M | N/A | Not Connected to the Die. Can be tied to any voltage level. | |||||
|
|
|
| |||||
| NC/288M | N/A | Not Connected to the Die. Can be tied to any voltage level. | |||||
|
|
|
| |||||
| VREF | Input- | Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and | |||||
|
|
|
| Reference | AC measurement points. | |||
| VDD | Power Supply | Power Supply Inputs to the Core of the Device. | |||||
| VSS | Ground | Ground for the Device. | |||||
| VDDQ | Power Supply | Power Supply Inputs for the Outputs of the Device. |
Document Number: | Page 7 of 29 |
[+] Feedback