Cypress CY7C1347G manual Switching Waveforms continued, Read/Write Cycle Timing16, 18, Page 14 of

CY7C1347G

Switching Waveforms (continued)

Figure 7. Read/Write Cycle Timing[16, 18, 19]

			tCYC
CLK
		tCH	tCL
	tADS	tADH
ADSP
ADSC
	tAS	tAH
ADDRESS	A1	A2
BWE,
BW[A:D]
	tCES	tCEH
CE
ADV
OE
				tCO
Data In (D)	High-Z		t	tOEHZ
			CLZ
Data Out (Q)	High-Z		Q(A1)	Q(A2)

A3	A4
tWES	tWEH

tDS tDH

tOELZ

D(A3)

Q(A4) Q(A4+1) Q(A4+2) Q(A4+3)

A5 A6

D(A5) D(A6)

Back-to-Back READs Single WRITE BURST READ

Back-to-Back

WRITEs

DON’T CARE

UNDEFINED

Notes

18.The data bus (Q) remains in High-Z following a write cycle, unless a new read access is initiated by ADSP or ADSC.

19.GW is HIGH.

Document #: 38-05516 Rev. *F Page 14 of 22

[+] Feedback