Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C1386D, CY7C1386F, CY7C1387F, CY7C1387D manual Write Cycle Timing 26, Adsc

Models: CY7C1386D CY7C1387F CY7C1386F CY7C1387D

1 30

Download 30 pages 19.8 Kb

Page 22

CY7C1386D, CY7C1386F

CY7C1387D, CY7C1387F

Switching Waveforms (continued)

Write Cycle Timing [26, 27]

tCYC

CLK

tCH tCL

tADS tADH

ADSP

tADS tADH

ADSC

tAS tAH

ADDRESS A1 A2

Byte write signals are ignored for ﬁrst cycle when

ADSP initiates burst

ADSC extends burst

tADS tADH

A3

tWES tWEH

BWE,

BW X

tWES tWEH

GW

	tCES	tCEH
CE
ADV
OE
		t	t
		DS	DH
Data in (D)	High-Z	D(A1)
		tOEHZ
Data Out (Q)

tADVS tADVH

ADV suspends burst

D(A2)

D(A2 + 1)

D(A2 + 3)

D(A3)

D(A3 + 1)

BURST READ

Single WRITE

BURST WRITE

DON’T CARE

Extended BURST WRITE

UNDEFINED

Note

27. Full width write can be initiated by either GW LOW, or by GW HIGH, BWE LOW, and BWX LOW.

Document Number: 38-05545 Rev. *E

Page 22 of 30

[+] Feedback

Image 22

Cypress CY7C1386D, CY7C1386F, CY7C1387F, CY7C1387D manual Write Cycle Timing 26, Adsc

Contents

250 MHz 200 MHz 167 MHz Unit FeaturesSelection Guide Cypress Semiconductor Corporation Logic Block Diagram CY7C1386D/CY7C1386F 3 512K x Logic Block Diagram CY7C1387D/CY7C1387F 3 1M x CY7C1386D 512K X Pin Configurations Pin Tqfp Pinout 3 Chip EnablesCY7C1387D 1M x Pin Configurations Ball BGA Pinout 1 Chip Enable Pin Configurations Ball Fbga Pinout 3 Chip Enable Name Description Power supply inputs to the core of the devicePin Definitions Byte write select inputs, active LOW. Qualified with Functional Overview Linear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDZZ Mode Electrical Characteristics Operation Add. Used Function CY7C1386D/CY7C1386F Truth Table for Read/Write 6Function CY7C1387D/CY7C1387F TAP Controller State Diagram TAP Controller Block Diagram Bypass Register TAP Instruction Set TAP AC Switching Characteristics TAP Timing 3V TAP AC Output Load Equivalent 3V TAP AC Test Conditions5V TAP AC Test Conditions GND VIN Vddq Identification Codes Identification Register DefinitionsScan Register Sizes Register Name Bit Size Bit # Ball ID Ball BGA Boundary Scan Order 14Internal M10 A10 B10M11 G10 F10 Internal Operating Range Electrical CharacteristicsMaximum Ratings Range Ambient Thermal Resistance CapacitanceAC Test Loads and Waveforms Switching Characteristics Over the Operating Range 20 Description 250 200 167 Unit Parameter Min Switching Waveforms Read Cycle Timing Write Cycle Timing 26 Adsc Read/Write Cycle Timing 26, 28 ZZ Mode Timing 30 Ordering Information CY7C1386D, CY7C1386F CY7C1387D, CY7C1387F Package Diagrams Pin Thin Plastic Quad Flat pack 14 x 20 x 1.4 mm Ball BGA 14 x 22 x 2.4 mm Ball Fbga 13 x 15 x 1.4 mm Document History Issue Date Orig. Description of ChangeDocument Number