Txrate =, Txrateb =, Rxratea = | Cypress CYV15G0104TRB specification

CYV15G0104TRB

CYV15G0104TRB HOTLink II Transmitter Switching Waveforms (continued)

Transmit Interface	tREFCLK
TXCLKOB Timing	tREFCLK
tREFH	tREFL
TXRATE = 1

REFCLKB

Note 28

tTXCLKO

Note 29

TXCLKOB (internal)

Transmit Interface
TXCLKOB Timing	tREFCLK
tREFH	tREFL
TXRATEB = 0	Note28
REFCLKB

Note29

TXCLKOB

tTXCLKO

Switching Waveforms for the CYV15G0104TRB HOTLink II Receiver

Receive Interface

Read TimingtRXCLKP

RXRATEA = 0

RXCLKA+

RXCLKA–

tRXDV–

RXDA[9:0]

tRXDV+

Notes:

28.The TXCLKOB output remains at the character rate regardless of the state of TXRATEB and does not follow the duty cycle of REFCLKB±.

29.The rising edge of TXCLKOB output has no direct phase relationship to the REFCLKB± input.

Document #: 38-02100 Rev. *B

Page 22 of 27

[+] Feedback

Page 22

Image 22

Cypress CYV15G0104TRB manual Txrate =, Txrateb =, Rxratea =

Contents

Receive RX channel of the CYV15G0104TRB HOTLink FeaturesFunctional Description North First Street San Jose, CA Document # 38-02100 Rev. *B ROUTA1 ± ROUTA2 ± TOUTB1 ± TOUTB2 ± Device Configuration and Control Block Diagram Reclocking Deserializer Path Block DiagramSerializer Path Block Diagram Jtag Pin Configuration Top View1 Pin Configuration Bottom View1 20 19 18 17 16 Transmit Path Clock Signals Receive Path Data and Status Signals Receive Path Clock Signals Name Characteristics Signal DescriptionDevice Control Signals Signal Detect Amplitude Select Device Configuration and Control Bus SignalsInternal Device Configuration Latches Receive Channel Power Control CYV15G0104TRB HOTLink II Operation CYV15G0104TRB Transmit Data Path REFCLKB± CYV15G0104TRB Receive Data PathSpdselb Txrateb Sdasela Signal Detect/Link FaultClock/Data Recovery TRGCLKA± Reclocker Serial Output Drivers Power ControlReclocker Output Bus Latch Types Device Configuration and Control InterfaceDevice Reset State Static Latch Values Reset sampled LOW disables all output drivers Disables all output driversTransmit Bist function is enabled Phase Alignment Buffer Document # 38-02100 Rev. *B Jtag ID Jtag SupportBISTSTA, RXDA0, RXDA1 Bistdatacompare 000 BisterrorBiststart BISTSTA, RXDA0, RXDA1 = Bistwait Bistlastbad Maximum Ratings CYV15G0104TRB DC Electrical CharacteristicsOperating Range CYV15G0104TRB AC Electrical Characteristics AC Test Loads and Waveforms Txrateb = 1, Txckselb = Parameter Description Min Max UnitTxrateb = 0, Txckselb = TXRATEB= 0, Txckselb = PLL Characteristics CYV15G0104TRB Reclocker Output PLL Characteristics Parameter Description Test Conditions Max Unit CYV15G0104TRB HOTLink II Transmitter Switching WaveformsCapacitance Transmit Interface Write Timing Txclkb selected Txrateb = Txrate =Rxratea = Bus Configuration Write Timing No Connect VCC PowerReset Lvttl in PU GND Ground RXCLKA+ Lvttl OUT TXDB2 LvttlTXDB9 Lvttl Repdoa Lvttl OUT Speed Ordering Code Package DiagramOrdering Information Package Type Operating Name Range FRE REV ECN no Issue ORIG. Description of Change DateDocument History SUA