VIPER Technical Manual | Detailed hardware description |
|
|
PXA255 processor
The PXA255 is a low power ARM (version 5TE) instruction set compliant RISC processor. The PXA255 does not include a
The VIPER is fitted with a 400MHz PXA255 variant and the
The processor has two supply inputs: I/O and core generated on the VIPER from the main +5V supply input. The I/O supply is powered from +3.3V, and the core is powered
from a +1.06 to +1.3V adjustable supply. See the section Processor280Hpower management, page 812 1H, for operation details.
The PXA255 has an integrated memory and CompactFlash controller with 100 MHz memory bus, 32KB data and 32KB instruction caches and 2KB mini data cache for streaming data.
The PXA255 provides up to 85 GPIO pins, many of which have been configured for alternative functions like the AC’97 and PC card/CompactFLASH interfaces. Details of
these pin configurations are provided in the section PXA255282HGPIO pin assignments, page 2283H.
The PXA255 also has the following features that can be used on the VIPER:
•Peripheral Control Module:
-16 channel configurable DMA controller (for internal use only).
-Integrated LCD controller with unique DMA for fast colour screen support.
-Serial ports including AC’97, 3 UARTs and enhanced USB end point interface.
•System Control Module:
-
-Real time clock.
-Watchdog.
-Interval timers.
-Power management controller.
-Interrupt controller.
-Reset controller.
-Two
The PXA255 processor is packaged in a
The PXA255 processor is a low power device and does not require a heat sink for temperatures up to 70°C (85°C for the industrial variant).
© 2007 Eurotech Ltd Issue E | 21 |