VIPER Technical Manual | Power and power management |
|
|
To communicate with the VCORE DAC, use the following pins to emulate the LTC1659 interface:
GPIO | LTC1659 DAC pin function | ||
GPIO6 | Data | ||
GPIO11 |
|
| Clock |
|
| ||
GPIO19 | Chip Select | ||
|
|
|
|
Before putting the PXA255 into sleep mode, ensure the R_DIS bit in the ICR register is set to ‘1’. The PXA255 is not designed to interface to
Byte lane |
|
| Most Significant Byte |
|
|
|
|
|
| Least Significant Byte |
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| 8 | 7 |
| 6 |
| 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Field | - | - | - | - | - | - | - |
| - | - |
| - |
| - | - | CF_ | R_DIS | AUTO_ | RETRIG |
|
|
| RST | CLR | |||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Reset | X | X | X | X | X | X | X |
| X | 0 |
| 0 |
| 0 | 0 | 0 | 0 | 0 | 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
R/W | - | - | - | - | - | - | - |
| - |
|
|
| R |
|
| R/W |
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Address |
|
|
|
|
|
|
| 0x14100002 |
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Bit | Name | Value | Function | |||
| 0 |
| RETRIG | 0 | No interrupt retrigger (embedded Linux/VxWorks) | |
|
| 1 | Interrupt retrigger (Windows CE) | |||
|
|
|
| |||
|
|
|
|
|
| |
|
|
|
| 0 | No auto clear interrupt / Toggle GPIO1 on new interrupt | |
|
|
|
|
| (embedded Linux and VxWorks). | |
| 1 |
| AUTO_CLR | 1 | Auto clear interrupt / pulse low for 1.12µS on GPIO1 on | |
|
| |||||
|
|
|
| |||
|
|
|
|
| new interrupt from a new interrupt source (Windows | |
|
|
|
|
| CE). | |
|
|
|
|
|
| |
2 | R_DIS | 0 | Board reset normal | |||
1 | Board reset disable (Set before entering CPU sleep) | |||||
|
|
|
| |||
|
|
|
|
|
| |
| 3 |
| CF_RST | 0 | CompactFlash reset controlled by board reset | |
|
| 1 | Reset CompactFlash | |||
|
| |||||
|
|
|
| |||
|
|
|
|
| ||
4 - 7 | - | X | No function | |||
|
|
|
|
|
| |
© 2007 Eurotech Ltd Issue E | 82 |