MB91401 | Prelminary |
2004.11.12 | |
|
|
EXTERNAL IF (23 pin)
Pin name | Pin no. | Polarity | I/O | Circuit | Function/application | |
|
|
|
|
|
| |
EXCSX | 50 | Nega- | IN | D | External chip select input pin | |
tive | Chip select input pin from external host. | |||||
|
|
|
| |||
|
|
|
|
|
| |
|
|
|
|
| External address input pin | |
EXA | 116 | | IN | D | Address input pin from external host. | |
“0” : Register select | ||||||
|
|
|
|
| ||
|
|
|
|
| “1” : FIFO data select | |
|
|
|
|
|
| |
EXD15 | 180 |
|
|
|
| |
EXD14 | 122 |
|
|
|
| |
EXD13 | 57 |
|
|
| External data input/output pins | |
EXD12 | 56 | |
|
| ||
I/O | B | The I/O terminal of data bus bit of bit15 to bit8 with an | ||||
EXD11 | 121 | |||||
|
|
| external host. | |||
EXD10 | 54 |
|
|
| ||
|
|
|
| |||
EXD9 | 179 |
|
|
|
| |
EXD8 | 120 |
|
|
|
| |
|
|
|
|
|
| |
EXD7/GPIO7 | 53 |
|
|
|
| |
EXD6/GPIO6 | 178 |
|
|
| External data/GPIO input/output pins | |
EXD5/GPIO5 | 119 |
|
|
| ||
|
|
| The I/O terminal of data bus bit of bit7 to bit0 with an | |||
EXD4/GPIO4 | 52 | |
|
| ||
I/O | B | external host. | ||||
EXD3/GPIO3 | 228 | |||||
|
|
| Note : When EXIS16 “0” input, it becomes the I/O terminal | |||
EXD2/GPIO2 | 177 |
|
|
| ||
|
|
| of GPIO7 to GPIO0. | |||
EXD1/GPIO1 | 118 |
|
|
| ||
|
|
|
| |||
EXD0/GPIO0 | 51 |
|
|
|
| |
|
|
|
|
|
| |
EXRDX | 117 | Nega- | IN | D | External read strobing input pin | |
tive | Read strove input pin from external host | |||||
|
|
|
| |||
|
|
|
|
|
| |
EXWRX | 176 | Nega- | IN | D | External write strobing input pin | |
tive | Write strove input pin from external host | |||||
|
|
|
| |||
|
|
|
|
|
| |
|
|
|
|
| External data bus width select input pin | |
|
| |
|
| Bit width select pin of EXD | |
EXIS16 | 49 | IN | D | “0” : 8 bit | ||
|
|
|
|
| (Note : EXD15 to EXD8 are enabled.) | |
|
|
|
|
| “1” : 16 bit | |
|
|
|
|
|
| |
DREQRX | 174 | Nega- | OUT | F | External reception data request output pin | |
tive | Recordable data to reception FIFO is shown. | |||||
|
|
|
| |||
|
|
|
|
|
| |
|
| Nega- |
|
| External transfer data request output pin | |
DREQTX | 175 | OUT | F | It is shown that there are data in transmission register and | ||
tive | ||||||
|
|
|
| transmission FIFO. | ||
|
|
|
|
| ||
|
|
|
|
|
|
12