MB91401 | Prelminary |
2004.11.12 | |
|
|
(2) Reset
Parameter | Symbol | Pin | Conditions | Value |
| Unit | Remarks | ||
|
|
| |||||||
Min |
| Max | |||||||
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
Reset input time | trstl | INITXI | After power | At unusing of PLL | 5 tcp |
| | ns |
|
supply & |
|
|
|
|
|
| |||
At using of PLL | 600 + 1 |
| | ∝s |
| ||||
|
|
|
|
| |||||
|
|
| input clock |
|
| ||||
|
|
|
|
|
|
|
|
| |
PLL reset input time | tprstl | PLLS | At using of PLL | 1 |
| | ∝s |
| |
stabilization |
|
| |||||||
|
|
|
|
|
|
|
|
|
|
Note : tcp is internal CPU and clock cycle period for peripheral module.
trstl, tprstl
INITXI
PLLS
54