Manuals
/
Brands
/
Computer Equipment
/
Computer Drive
/
Fujitsu
/
Computer Equipment
/
Computer Drive
Fujitsu
Revision History
Models:
MHV2040AT
MHV2060AT
MHV2080AT
MHV2100AT
MHV2120AT
1
3
280
280
Download
280 pages, 1.38 Mb
C141-E218
Revision History
(1/1)
Edition Date
Revised section (*1)
(Added/Deleted/Altered)
Details
01 2004-11-15
*1 Section(s) with asterisk (*) refer to the previous edition when those were deleted.
Contents
Main
FOR SAFE OPERATION
Revision History
Page
Preface
Overview of Manual
Conventions for Alert Messages
Operating Environment
Conventions
Attention
Liability Exception
Page
Important Alert Items
Important Alert Messages
Page
Manual Organization
Page
Contents
Page
Page
Page
Page
Page
Page
Illustrations
Page
Page
Page
Page
CHAPTER 1 Device Overview
1.1 Features
1.1.1 Functions and performance
1.1.2 Adaptability
1.1.3 Interface
Device Overview
1-4 C141-E218
1.2 Device Specifications
1.2.1 Specifications summary
Table 1.1 shows the specifications of the disk drives. Table 1.1 Specifications (1 of 2)
1.2.2 Model and product number
1.3 Power Requirements
Page
1.4 Environmental Specifications
1.5 Acoustic Noise
1.6 Shock and Vibration
1.7 Reliability
1.8 Error Rate
1.9 Media Defects
1.10 Load/Unload Function
1.11 Advanced Power Management
Page
Page
CHAPTER 2 Device Configuration
2.1 Device Configuration
2.2 System Configuration
2.2.1 ATA interface
2.2.2 1 drive connection
2.2.3 2 drives connection
CHAPTER 3 Installation Conditions
Page
3.2 Mounting
Page
Page
Page
Page
Page
3.3 Cable Connections
3.3.1 Device connector
3.3.2 Cable connector specifications
3.3.3 Device connection
3.4 Jumper Settings
3.4.2 Factory default setting
3.4.3 Master drive-slave drive setting
3.4.4 CSEL setting
Page
CHAPTER 4 Theory of Device Operation
4.1 Outline
4.2 Subassemblies
4.2.1 Disk
4.2.2 Spindle
4.2.3 Actuator
4.3 Circuit Configuration
Page
4.3 Circuit Configuration
DE
C141-E218 4-5
PCA
Figure 4.2 Circuit configuration
4.4 Power-on Sequence
4.5 Self-calibration
4.5.1 Self-calibration contents
4.5.2 Execution timing of self-calibration
4.5.3 Command processing during self-calibration
4.6 Read/write Circuit
4.6.1 Read/write preamplifier (PreAMP)
4.6.2 Write circuit
4.6.3 Read circuit
4.6.4 Digital PLL circuit
4.7 Servo Control
4.7.1 Servo control circuit
Page
Page
4.7.2 Data-surface servo format
Page
4.7.3 Servo frame format
4.7.4 Actuator motor control
4.7.5 Spindle motor control
Page
CHAPTER 5 Interface
5.1 Physical Interface
5.1.1 Interface signals
5.1.2 Signal assignment on the connector
Page
Page
5.2 Logical Interface
5.2.1 I/O registers
5.2.2 Command block registers
Page
Page
Page
Page
5.2.3 Control block registers
5.3 Host Commands
5.3.1 Command code and parameters
Page
Page
Page
5.3.2 Command descriptions
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
5.3 Host Commands
C141-E218 5-127
5.3.3 Error posting
Interface
5-128 C141-E218
Table 5.27 Command code and parameters (2 of 2)
5.4 Command Protocol
5.4.1 PIO Data transferring commands from device to host
Page
Page
5.4.2 PIO Data transferring commands from host to device
Page
5.4.3 Commands without data transfer
5.4.4 Other commands
5.4.5 DMA data transfer commands
Page
5.5 Ultra DMA Feature Set
5.5.1 Overview
5.5.2 Phases of operation
5.5.3 Ultra DMA data in commands
Page
Page
Page
Page
5.5.4 Ultra DMA data out commands
Page
Page
Page
5.5.5 Ultra DMA CRC rules
5.5.6 Series termination required for Ultra DMA
5.6 Timing
5.6.1 PIO data transfer
5.6.2 Multiword data transfer
5.6.3 Ultra DMA data transfer
Page
5.6 Timing
C141-E218 5-153
Table 5.29 Ultra DMA data burst timing requirements (2 of 2) MODE 0 (in ns) MODE 1
(in ns)
Page
Page
Page
Page
Page
Page
Page
Page
Page
Page
5.6.4 Power-on and reset
CHAPTER 6 Operations
6.1 Device Response to the Reset
6.1.1 Response to power-on
6.1.2 Response to hardware reset
Page
6.1.3 Response to software reset
6.1.4 Response to diagnostic command
6.2 Power Save
6.2.1 Power save mode
Page
6.2.2 Power commands
6.3 Defect Processing
6.3.1 Spare area
6.3.2 Alternating processing for defective sectors
Page
6.4 Read-ahead Cache
6.4.1 DATA buffer structure
6.4.2 Caching operation
Page
6.4.3 Using the read segment buffer
Page
Page
Page
6.5 Write Cache
6.5.1 Cache operation
Page
Page
Page
Glossary
Page
Page
Page
Acronyms and Abbreviations
Page
Index
Page
Page
Page
Page
Page
Comment Form