Intel Desktop Board D865PCD Technical Product Specification

2.3 DMA Channels

Table 11. DMA Channels

DMA Channel Number

0

1

2

3

4

5

6

7

Data Width

8 or 16 bits

8 or 16 bits

8 or 16 bits

8 or 16 bits

8 or 16 bits

16bits

16bits

16bits

System Resource

Open

Parallel port

Diskette drive

Parallel port (for ECP or EPP)

DMA controller

Open

Open

Open

2.4 Fixed I/O Map

Table 12. I/O Map

Address (hex)

0000 - 00FF

0170 - 0177

01F0 - 01F7

0228 - 022F (Note 1)

0278 - 027F (Note 1)

02E8 - 02EF (Note 1)

02F8 - 02FF (Note 1)

0374 - 0377

0377, bits 6:0

0378 - 037F

03B0 - 03BB

03C0 - 03DF

03E8 - 03EF

03F0 - 03F5

03F4 – 03F7

03F8 - 03FF

04D0 - 04D1

LPTn + 400

0CF8 - 0CFB (Note 2)

0CF9 (Note 3)

0CFC - 0CFF

FFA0 - FFA7

FFA8 - FFAF

Notes:

Size

256 bytes

8bytes

8bytes

8bytes

8bytes

8bytes

8bytes

4bytes

7bits

8bytes

12bytes

32bytes

8bytes

6bytes

1byte

8bytes

2bytes

8bytes

4bytes

1byte

4bytes

8bytes

8bytes

Description

Used by the Desktop Board D865PCD. Refer to the ICH5 data sheet for dynamic addressing information.

Secondary Parallel ATA IDE channel command block

Primary Parallel ATA IDE channel command block

LPT3

LPT2

COM4

COM2

Secondary Parallel ATA IDE channel control block

Secondary IDE channel status port

LPT1

Intel 82865P MCH

Intel 82865P MCH

COM3

Diskette channel

Primary Parallel ATA IDE channel control block

COM1

Edge/level triggered PIC

ECP port, LPTn base address + 400h

PCI configuration address register

Reset control register

PCI configuration data register

Primary Parallel ATA IDE bus master registers

Secondary Parallel ATA IDE bus master registers

1.Default, but can be changed to another address range

2.Dword access only

3.Byte access only

38

Page 38
Image 38
Intel D865PCD specifications DMA Channels, Fixed I/O Map