IXD1110 Demo Board
For more information on the HyperTerminal and GUI interfaces, please refer to the IXF1110 Software Help File.
4.1CPU FPGA
The IXD1110 demo board has a Field Programmable Gate Array (FPGA) that allows the Motorola* CPU, which requires a synchronous interface, to interoperate with the asynchronous IXF1110 CPU interface.
For additional information regarding the IXF1110 CPU interface, refer to the IXF1110 Datasheet.
4.2IXF1110 Register Modifications on Startup
The Motorola* CPU automatically modifies some of the IXF1110 registers on startup to put the board in a 1000 Mbps evaluation mode. The following registers are modified from default settings on startup:
•TX FIFO Highwater Mark Ports
•RX FIFO Errored Frame Drop Enable is set to 0x000003FF
•MAC Transfer Threshold Ports
•Diverse Config Ports
•LED Control is set to 0x00000003
For additional information on these registers, please refer to the IXF1110 Datasheet.
14 | Development Kit Manual |
Document Number: 250807
Revision Number: 003
Revision Date: June 27, 2003