391

Chapter 15 Reset Function
15

Table 15-2 Hardware States after Reset (1/2)

State after reset
Hardware
Program counter (PC)
Stack pointer (SP)
Program status word (PSW)
Data memory
General registers (X, A, C, B, E, D, L, H)
Ports Port 0, 2, 3, 4, 5, and 7
Port 6
Port mode registers PM0, PM3, PM5
PM6
Port 3 mode control register (PMC3)
Pull-up-resistor-option register (PUO)
Memory expansion mode register (MM)
Timer (TM0)
Compare registers (CR00, CR01)
Capture register (CR02)
Timer (TM1, TM2, TM3)
Compare registers
(CR10, CR20, CR21, CR30)
Capture register (CR22)
Capture/compare register (CR11)
Timer control registers (TMC0, TMC1)
Timer output control register (TOC)
CRC0
CRC1, CRC2
Prescaler mode registers (PRM0, PRM1)
A/D converter Mode register (ADM)
A/D conversion result register (ADCR)
Undefined
Undefined
Built-in
RAM
Timer/
counter
unit
16-bit timer/
counters
8-bit timer/
counters
Capture/compare control
registers
The contents of the reset vector table
(0000H and 0001H) are set.
Undefined
02H
Undefined (high-impedance)
×0H
FFH
F×H
00H
00H
20H
0000H
00H
00H
10H
00H
00H
00H
Undefined
UndefinedNote
Note When STOP mode is released by a RESET signal, the values stored immediately before setting STOP mode are maintained.