193
Chapter 7 Timer/Counter Units
7
Fig. 7-101 Setting of Control Registers for Interval Timer Operation (2)
(a) Prescaler mode register 1 (PRM1)
(b) Capture/compare control register 2 (CRC2)
(c) Timer control register 1 (TMC1)
76543210
PRS23 ×
0
PRM1
Specifies count clock
(x/fCLK; where x = 16, 32, 64,
128, 256, 512,
or external clock)
PRS22 PRS21 PRS20 ××
76543210
100 0
×0
0
TMC1 ×
Normal mode
Overflow flag
Enables counting
76543210
01
CRC2
Enables clearing TM2, when CR21 coincides
with TM2
001 000
Disables clearing TM2, when TM2 captured
Both TO2 and TO3 are used for toggle output