ATA REGISTERS

SSD-PXXX(I)-3521 DATA SHEET

STATUS REGISTER

The Status register provides the device’s current status to the host. The status register is an 8-bit read-only register. When the contents of the register are read by the host, the IREQ# bit is cleared.

Table 41: Status Register

Operation

D7

D6

D5

D4

D3

D2

D1

D0

Read/Write

BSY

DRDY

DWF

DSC

DRQ

CORR

IDX

ERR

 

 

 

 

 

 

 

 

 

Default Value

0

0

0

0

0

0

0

0

 

 

 

 

 

 

 

 

 

Bit(s) Description

7Busy (BSY). Set when the drive is busy and unable to process any new ATA commands.

6Data Ready (DRDY). Set when the device is ready to accept ATA commands from the host.

5Drive Write Fault (DWF). Always set to 0.

4Drive Seek Complete (DSC). Set when the drive heads have been positioned over a specific track.

3Data Request (DRQ). Set when a device is ready to transfer a word or byte of data to or from the host and the device.

2Corrected Data (CORR). Always set to 0.

1Index (IDX). Always set to 0.

0Error (ERR). Set when an error occurs during the previous ATA command.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

3521P-02DSR

PAGE 54

FEBRUARY 2, 2009

Page 64
Image 64
Silicon Image SSD-P08G(I)-3521 manual Status Register, BSY Drdy, DRQ Corr IDX ERR, Drive Write Fault DWF. Always set to