Manuals / Silicon Image / Computer Equipment / Network Card

Silicon Image SSD-P08G(I)-3521 manual Device Address Register

Models: SSD-P08G(I)-3521

1 109

Download 109 pages 28.88 Kb

Page 68

ATA REGISTERS

SSD-PXXX(I)-3521 DATA SHEET

DEVICE ADDRESS REGISTER

The Device Address register is used to maintain compatibility with ATA disk drive interfaces.

Table 45: Device Address Register

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read/Write	-	nWTG	nHS3	nHS2	nHS1	nHS0	nDS1	nDS0

Default Value	0	0	1	1	1	1	1	0

Bit(s) Description

7 Reserved bit.

6 Write Gate (nWTG). Low when a write to the device is in process.

5-2 nHS3 to nHS0. The negated binary address of the currently selected head.

1nDS1. Low when drive 1 is selected and active.

0nDS0. Low when drive 0 is selected and active.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

3521P-02DSR

PAGE 58

FEBRUARY 2, 2009

Image 68

Silicon Image SSD-P08G(I)-3521 manual Device Address Register, Read/Write NWTG NHS3 NHS2 NHS1 NHS0 NDS1 NDS0 Default Value

Contents

Features OverviewUpdated Revision HistoryDocument No Release Date Changes AddedTable of Contents Attribute Memory Description and Operation Common Memory Description and OperationSpace Description and Operation ATA and True IDE Register DecodingATA Command Set Sales and Support Part Numbering Related DocumentationList of Figures List of Tables SSD-PXXXI-3521 Data Sheet Set Multiple Mode C6h Set Sleep Mode 99h, E6h Physical Specifications Physical DimensionsSystem Performance Product SpecificationsSystem Power Requirements Operational Life Span SiliconDrive Part# Capacity Service Life GB Written per DayReliability Product Capacity Number Bytes Sectors Cylinders Heads Track Product Capacity SpecificationsEnvironmental Specifications Electrical Specification Pin AssignmentsIOIS16# IOCS16# GND Signal Descriptions Signal Name Pin Type DescriptionSpkr DaspCsel InpackTrue IDE mode DmarqGND GroundIowr This signal is not used in this mode PC Card memory ModeIord Ireq ATA SELRDY/-BSY Reset +5V, +3.3V power PC Card memory ModeREG DmackThis signal is the same for all modes PC Card I/O Mode Voltage Sense SignalsWait IordyAbsolute Maximum Ratings Symbol Parameter Minimum Maximum UnitsIOIS16 Symbol Parameter Maximum Units DC CharacteristicsSymbol Parameter V ±10% 5V ±10% Units Minimum Maximum CapacitanceAttribute and Common Memory Read Timing Attribute and Common Memory Read TimingAttribute and Common Memory Write Timing Attribute and Common Memory Write TimingAccess Read Timing O Access Read TimingAccess Write Timing O Access Write TimingTrue IDE Read/Write Access Timing True IDE Read/Write Access TimingTrue IDE Multiword DMA Read/Write Access Timing True IDE Multiword DMA Read/Write Access TimingD158 D70 Mode Attribute Memory Description and OperationAttribute Memory Read Operations Function REG# CE1# CE2#Attribute Memory Write Operations Attribute Memory Map Register Operation Addr CE1#Attribute Data Description of Contents CIS Function Offset Card Information StructureCistplfunce Tpcemi Tpcefs Tpceio Exponent Nominal voltage = VCC nominal value A6h 1Eh IRQ Configuration table entry tuple Tuple code E4h 12h Exponent Nominal voltage = VCC nominal value F0h 4Dh SSD-PXXXI-3521 Data Sheet Card Information Structure Bits Description Configuration Option Register 200hSreset Configuration and Status Register 202h Read Changed SigChg IOis8 PwrDn Int Write Default ValueRrdy Pin Placement Register 204hCrdy Copy Number Socket Number Default Value Socket and Copy Register 206hRead/Write RFUCommon Memory Write Operations Common Memory Description and OperationCommon Memory Read Operations Function Mode REG# CE1# CE2# A0 IORD# IOWR# D158 D70 Space Description and OperationO Space Read Operations O Space Write OperationsReg# Offset A10 A9A4 OE# = L WE# = L ATA and True IDE Register DecodingMemory-Mapped Register Decoding Independent I/O Mode Register Decoding Primary Secondary Primary and Secondary I/O Mapped Register DecodingReg# A10 A9A4 Task File Register Specification CS0# CS1# DA02 DA01 DA00Error Register Track 0 Not Found TKONF. Set when the execute driveATA Registers Media Changed MC. Set toFeature Register OperationRead/Write ByteRead/Write Sector Count Default Value Sector Count RegisterSector Number Register Logical Block Number bits A07-A00 LBA AddressingCylinder Low Register Logical Block Number bits A15-A08 LBA AddressingCylinder High Register Logical Block Number bits A23-A16 LBA AddressingLBA27 LBA26 LBA25 LBA24 Drive/Head RegisterHS3 HS2 HS1 HS0 Drive Write Fault DWF. Always set to Status RegisterBSY Drdy DRQ Corr IDX ERRCommand Register Operation Read/Write ATA Command CodeAlternate Status Register NIEN Device Control RegisterSrst Read/Write NWTG NHS3 NHS2 NHS1 NHS0 NDS1 NDS0 Default Value Device Address RegisterATA Command Block and SET Description ATA Command Block and Set DescriptionATA Command Set Class Command Name Registers Used CodeATA Command Set Register Check Power Mode 98h, E5hCheck Power Mode 98h, E5h Executive Drive Diagnostic 90h Executive Drive Diagnostic 90hFormat Track 50h Drive Head Number LBA27-24 Command 50hFormat Track 50h Identify Drive ECh Identify Drive EChWord Data Default Bytes Data Description Address Identify Drive Drive Attribute DataIdentify Drive Drive Attribute Data Identify Drive Drive Attribute Data Idle 97h, E3h Idle 97h, E3hIdle Immediate 95h, E1h Idle Immediate 95h, E1hInitialize Drive Parameters 91h Initialize Drive Parameters 91hRecalibrate 1Xh Drive Command 1XhRecalibrate 1Xh Read Buffer E4h Read Buffer E4hDrive Head Number LBA27-24 Command C8h Read DMA C8hRead DMA C8h LBARead Multiple C4h Drive Head Number LBA27-24 Command C4hRead Multiple C4h Read Sector 20h, 21h Drive Head Number LBA27-24 Command 20h or 21hRead Sector 20h, 21h Read Long Sectors 22h, 23h Drive Head Number LBA27-24 Command 22h or 23hRead Long Sectors 22h, 23h Read Verify Sectors 40h, 41h Drive Head Number LBA27-24 Command 40h or 41hRead Verify Sectors 40h, 41h Seek 7Xh Drive Head Number LBA27-24 Command 7XhSeek 7Xh Set Features EFh Set Features EFhSet Features’ Attributes Feature OperationSet Multiple Mode C6h Set Multiple Mode C6hSet Sleep Mode 99h, E6h Set Sleep Mode 99h, E6hStandby 96h, E2h Standby 96h, E2hStandby Immediate 94h, E0h Standby Immediate 94h, E0hWrite Buffer E8h Write Buffer E8hWrite DMA CAh Drive Head NumberLBA27-24 Command CAhWrite DMA CAh Write Multiple C5h Drive Head NumberLBA27-24 Command C5hWrite Multiple C5h Write Sectors 30h, 31h Drive Head Number LBA27-24 Command 30h or 31hWrite Sectors 30h, 31h Write Long Sectors 32h, 33h Drive Head Number LBA27-24 Command 32h or 33hWrite Long Sectors 32h, 33h Erase Sectors C0h Drive Head Number LBA27-24 Command C0hErase Sectors C0h Extended Error Codes Extended Error Codes DescriptionRequest Sense 03h Request Sense 03hTranslate Sector 87h Drive Head Number LBA27-24 Command 87hTranslate Sector 87h Wear-Level F5h Wear-Level F5hWrite Multiple w/o Erase CDh Drive Head Number LBA27-24 Command CDhWrite Multiple w/o Erase CDh Write Sectors w/o Erase 38h Drive Head Number LBA27-24 Command 38hWrite Sectors w/o Erase 38h Write Verify 3Ch Drive Head Number LBA27-24 Command 3ChWrite Verify 3Ch Sales and Support Part NumberingPart Numbering Nomenclature 3521Part Numbers Part Number CapacityFront Label Standard Back Label with Lot Code Information Sample LabelRelated Documentation Related Documentation