Manuals / Texas Instruments / Home Audio / Speaker System

Texas Instruments TAS3002 manual 3.2.2Analog Output With Gain, 2. VCOM Decoupling Network

Models: TAS3002

1 54

Download 54 pages 10.85 Kb

Page 16

Image 16

Analog Output

(Adjust Capacitors for Desired

Low Frequency Response)

AOUTR

24-Bit VCOM

DAC

10 ∝F		0.1 ∝F
10 ∝F		0.1 ∝F

AOUTL

AGND

Figure 3−2. VCOM Decoupling Network

3.2.2Analog Output With Gain

Because the maximum analog output from the TAS3002 device is 0.707 Vrms, the output level can be increased by using an external amplifier. The circuit shown in Figure 3−3 boosts the output level to 1 V rms (when it has a gain of 1.414) and provides improved signal-to-noise ratio (SNR). Since this circuit lowers the noise floor, THD + N is improved also.

	AOUTR
	C1
24-Bit	VCOM	C3
24-Bit
DAC		+
	10 ∝F	+
	10 ∝F	0.1 ∝F
	AOUTL	AGND
		AGND
	C2

C1 = C2 = C3

C4 = C5

Analog Output

(Adjust Capacitors for Desired

Low Frequency Response)

−

TLV2362

or Equilvalent

+5 Op Amp/2	C5
	C5
	−

TLV2362

or Equilvalent

+5 Op Amp/2

Figure 3−3. Analog Output With External Amplifier

3−2

Page 16

Image 16

Texas Instruments TAS3002 manual 3.2.2Analog Output With Gain, 2. VCOM Decoupling Network

Contents

Data Manual TAS3002Digital Audio Processor With Codec 2001IMPORTANT NOTICE 1 Introduction 1.2Features1.1 Description 1.3Functional Block Diagram Figure 1−1. TAS3002 Block Diagram 1.4 Terminal Assignments 1.5 Terminal FunctionsFigure 1−2. TAS3002 Terminal Assignments Table 1−1. TAS3002 Terminal FunctionsTable 1−1. TAS3002 Terminal Functions Continued Page 2.1 Serial Interface Formats 2 Audio Data FormatsTable 2−1. Serial Interface Options … … … … 2.2 Digital Output Modes… … … … … … … …2.2.2I2S Serial-InterfaceFormat Figure 2−2. I 2S Serial-InterfaceFormat… … … … … … … …2.2.3MSB-Left-Justified, Serial-InterfaceFormat … … … …… … … … … … … …2.3 Switching Characteristics PARAMETERUNIT tcSCLK SCLK LRCLK tdSDOUT SDOUT1 SDOUT2 SDOUT0Page 3 Analog Input/Output 3.1 Analog Input3.2 Analog Output 3.2.1Direct Analog OutputFigure 3−2. VCOM Decoupling Network 3.2.2Analog Output With GainFigure 3−3. Analog Output With External Amplifier TAS3002 3.2.3Reference Voltage FilterFigure 3−4. TAS3002 Reference Voltage Filter Page 4.1 Soft Volume Update 4 Audio Control/Enhancement Functions4.2 Software Soft Mute 4.3 Input Mixer Control4.5 Treble Control 4.4 Mono Mixer ControlFigure 4−1. TAS3002 Mixer Function 4.7 De-EmphasisMode DM 4.6 Bass ControlFigure 4−2. De-EmphasisMode Frequency Response 4.8 Analog Control Register 40h Table 4−1. Analog Control Register Description4.9 Dynamic Loudness Contour 4.9.1Loudness Biquads4.9.2Loudness Gain 4.9.3Loudness Contour Operation4.10 Dynamic Range Compression/Expansion DRCE 4.11 AllPass Function4.12 Main Control Register 1 01h 4.13 Main Control Register 2 43hTable 4−2. Main Control Register 1 Description Table 4−3. Main Control Register 2 DescriptionPage Figure 5−1. Biquad Cascade Configuration 5 Filter Processor5.1 Biquad Block 5.1.1Filter CoefficientsPage 6 I2C Serial Control Interface 6.1 Introduction6.2 I2C Protocol Figure 6−1. Typical I 2C Data Transfer Sequence6.3 Operation 6.3.1Write Cycle ExampleTable 6−1. I 2C Protocol Definitions Table 6−2. I 2C Address Byte Table6.3.2TAS3002 I2C Readback Example 6.3.3I2C Wait States6.4 SMBus Operation 6.4.1Block Write Protocol6.4.2Write Byte Protocol Table 6−3. I 2C Wait States6.4.3Wait States 6.4.4TAS3002 SMBus ReadbackPage 7.2 Power-Up/Power-DownReset 7.2.1Power-UpSequence7.2.2Reset 7 Microcontroller Operation7.2.3Reset Circuit Figure 7−1. TAS3002 Reset Circuit7.2.4Fast Load Mode TAS30027.3 Power-DownMode 7.2.5Codec Reset7.3.1Power-DownTiming Sequence Figure 7−2. Power-DownTiming Sequence7.4 Test Mode 7.5 Internal Interface7.6.2GPI Architecture Table 7−1. GPI Terminal ProgrammingFigure 7−3. Internal Interface Flow Chart Restore Volume and MCRStart Power Up Initialize Default EEPROM Slave Write GPI Power Down7.7 External EEPROM Memory Maps Table 7−2. 512-ByteEEPROM Memory Map 2.0 ChannelsADDRESS BYTE NUMBERFUNCTION TAS3002TAS3002 ADDRESS NUMBERFUNCTION CATEGORYTAS3002 ADDRESS NUMBERFUNCTION CATEGORYStatic Digital Specifications 8 Electrical Characteristics8.2 Recommended Operating Conditions Figure 8−1. ADC Digital Filter Characteristics 8.4 ADC Digital FilterFigure 8−4. ADC High-PassFilter Characteristics 8.5 Analog-to-DigitalConverter8.6 Input Multiplexer 8.7 DAC Interpolation Filter8.8 Digital-to-AnalogConverter 8.9 DAC Output Performance Data8.10 I2C Serial Port Timing Characteristics Figure 8−7. I 2C Bus Timing9 System Diagrams Figure 9−1. Stereo ApplicationTAS3002 ClockFigure 9−2. TAS3002 Device, 2.1 Channels TAS3001TAS3002 PFB S-PQFP-G48 10 Mechanical InformationPLASTIC QUAD FLATPACK 10−2