Registers
5.6Input Data Register (IN_DATA)
The GPIO input data register (IN_DATA) reflects the state of the GPIO pins. The IN_DATA register is shown in Figure 8 and described in Table 8. When read, IN_DATA returns the state of the GPIO pins regardless of the state of the corresponding bits in the DIR and OUT_DATA registers.
Figure 8. | Input Data Register (IN_DATA) |
|
|
|
| |||
31 |
|
|
|
|
|
|
| 16 |
|
|
|
|
|
|
|
| |
|
|
| Reserved |
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
15 | 14 | 13 | 12 |
| 11 | 10 | 9 | 8 |
|
|
|
|
|
|
|
|
|
IN15 | IN14 | IN13 | IN12 |
| IN11 | IN10 | IN9 | IN8 |
|
|
|
|
|
|
|
|
|
7 | 6 | 5 | 4 |
| 3 | 2 | 1 | 0 |
|
|
|
|
|
|
|
| |
IN7 | IN6 | IN5 | IN4 |
| IN3 | IN2 | IN1 | IN0 |
|
|
|
|
|
|
|
|
|
Legend: R = Read only; R/W = Read/Write; |
|
|
|
|
Table 8. | Input Data Register (IN_DATA) Field Descriptions | ||
|
|
|
|
Bit | Field | Value | Description |
|
|
|
|
31−16 | Reserved | 0 | Reserved. The reserved bit location is always read as 0. A value written to |
|
|
| this field has no effect. |
|
|
|
|
15−0 | INn |
| Returns the status of the corresponding GPn pin. |
|
|
|
|
SPRU724 | 21 |