Xilinx 1.8 Implementation Design Overview, Example Design Elements

Endpoint Block Plus v1.8 for PCI Express www.xilinx.com 15
UG343 June 27, 2008
Overview
R
Implementation Design Overview
The implementation design consists of a simple PIO example that can accept read and
write transactions and respond to requests, as illustrated in Figure3-2. Source code for the
example is provided with the core. For more information about the PIO example design,
see Appendix A, “Programmed Input Output Example Design,” in the LogiCORE IP
Endpoint Block Plus for PCI Express User Guide (UG341).
Example Design Elements
The PIO example design elements include the following:
•Core netlists
•Core simulation models
•An example Verilog HDL or VHDL wrapper (instantiates the cores and example
design)
•A customizable demonstration test bench to simulate the example design
The example design has been tested and verified with Xilinx ISE v10.1 and the following
simulators:
•Cadence® IUS 6.1
•Synopsys® vcs_mxY-2006.06-SP1
•Mentor Graphics® ModelSim® v6.3c
Note: Currently, the VHDL demonstration test bench supports only ModelSim and IUS.
Figure 3-2: Implementation Example Design Block Diagram
Endpoint for PCI Express
PIO
PIO_TO_CTRL
PIO_EP
EP_TX EP_RX
EP_MEM
ep_mem0
ep_mem1
ep_mem2
ep_mem3