Document, Feedback | Xilinx 1.8 guide

Feedback

Document

For comments or suggestions about this document, please submit a WebCase from

www.xilinx.com/support. Be sure to include the following information:

•Document title

•Document number

•Page number(s) to which your comments refer

•Explanation of your comments

Endpoint Block Plus v1.8 for PCI Express

www.xilinx.com

UG343 June 27, 2008

Page 9

Image 9

Contents

UG343 June 27 LogiCORE IP Endpoint Block Plus v1.8 for PCI Express Date Version Revision Revision History Table of Contents Appendix Additional Design Considerations Contents About This GuideConventions Preface About This Guide Online Document About the Core IntroductionSystem Requirements Recommended Design Experience Technical Support Additional Core ResourcesFeedback Core Feedback Document Introduction Before you Begin Licensing the CoreLicense Options Simulation Only Installing Your License File Obtaining Your LicenseLicensing the Core Quickstart Example Design OverviewSimulation Design Overview Quickstart Example Design 1Simulation Example Design Block Diagram Implementation Design Overview Example Design ElementsOverview 3New Project Dialog Box Generating the Core 5Endpoint Block Plus Main Screen Generating the Core Setting up for Simulation Simulating the Example DesignRunning the Simulation Implementing the Example Design Implementing the Example DesignWindows Linux Directory Structure and File Contents Project directory Project directory/component nameComponent name/doc Component name/implement Component name/exampledesign4Example Design Directory Name Description 5Implement Directory Name Description Component name/simulation Implement/results6Results Directory Name Description 7Simulation Directory Name Description Simulation/functional Simulation/dsport8dsport Directory Name Description 9Functional Directory Name Description Simulation/tests Dual Core Example DesignDual Core Example Design 10Tests Directory Name Description Dual Core Directory Structure and File Contents 11Example Design Directory Name Description Exampledesign/dualcore12Dual Core Directory Name Description 13Simulation Directory Name Description 15Implement Directory Name Description 14Functional Directory Name Description User Constraints Files Package ConstraintsWrapper File Usage Device/Part Number Appendix Appendix Additional Design Considerations

Xilinx 1.8 manual Document, Feedback

Models: 1.8

Feedback

Document