Intel STL2 manual Advanced Menu Selections, Memory Reconfiruation Submenu Selections

Page 44

Basic Input Output System (BIOS)

STL2 Server Board TPS

4.2.2.5Advanced Menu Selections

The following tables describe the menu options and associated submenus available on the Advanced Menu. Please note that MPS 1.4 / 1.1 selection is no longer configurable. The BIOS will always build MPS 1.4 tables.

Table 4-5. Advanced Menu Selections

 

Choices or Display

 

 

Feature

Only

Description

User Setting

 

 

 

 

Memory Reconfiguration

 

Refer to Memory Reconfiguration Submenu.

 

 

 

 

 

Peripheral Configuration

 

Refer to Peripheral Reconfiguration

 

 

 

Submenu.

 

 

 

 

 

PCI Device

 

Refer to PCI Device Submenu.

 

 

 

 

 

Option ROM

 

Refer to Option ROM Submenu. It

 

 

 

Disables/Enables the Option ROM BIOS on

 

 

 

the PCI Bus.

 

 

 

 

 

Numlock

 

Refer to Numlock Submenu.

 

 

 

 

 

Reset Configuration Data

No

Clears the Extended System Configuration

 

 

Yes

Data if selected.

 

 

 

 

 

Installed O/S

Other

Selects the type of operating system that will

 

 

PnP O/S

be used most.

 

 

 

 

 

Table 4-6. Memory Reconfiruation Submenu Selections

 

Choices or Display

 

 

Feature

Only

Description

User Setting

 

 

 

 

System Memory

XXX KB

(Display Only). Indicates the total capacity of the

 

 

 

basic memory.

 

 

 

 

 

Extended Memory

XXXXXX KB

(Display Only). Indicates the total capacity of the

 

 

 

extended memory.

 

 

 

 

 

DIMM #1 Status

Normal1

(Display Only)

 

DIMM #2 Status

Normal1

(Display Only)

 

DIMM #3 Status

Normal1

(Display Only)

 

DIMM #4 Status

Normal1

(Display Only)

 

Clear DIMM Errors

Press Enter

Clears the DIMM group error status information.

 

 

 

 

 

DIMM Error Pause

Enabled

If enabled, the POST operation pauses if a DIMM

 

 

Disabled

error occurs.

 

 

 

 

 

Note:

 

 

 

1.Possible Values: Normal, None, or Error (DIMM Row Error).

4-36

Image 44
Contents STL2 Server Board Revision September 22 Enterprise Platforms GroupRevision History STL2 Server Board TPS Date Revision Modifications NumberTable of Contents Table of ContentsSTL2 Server Board TPS Basic Input Output System BiosJumpers and Connectors Power Consumption STL2 Server Board TPSTable of ContentsEmbedded NIC PCI Signals List of Figures STL2 Server Board TPSList of Tables STL2 Server Board TPS List of TablesList of TablesSTL2 Server Board TPS STL2 Server Board Feature Overview PurposeAudience STL2 Server Board TPS IntroductionSTL2 Server Board Block Diagram Introduction STL2 Server Board TPSSTL2 Server Board Block Diagram This page intentionally left blank Intel Pentium III Processor Subsystem Supported Processor TypesSTL2 Server Board Supported Processors Speed FSB Frequency Cache Size CoreProcessor Bus Termination / Regulation / Power Dual Processor Operation3 PGA370 Socket Termination PackageServerWorks ServerSet III LE Chipset Memory∙ NB6635 North Bridge 3.0LE ∙ IB6566 South BridgeUltra160 / Ultra WideSCSI Controller PCI I/O Subsystem1 64-bit / 66 MHz PCI Subsystem Embedded Scsi Supported PCI Commands Be 30 L Command Target MasterScsi Transfer Speeds AIC-7899 Support2 32-bit/33 MHz PCI Subsystem Network Interface Controller NICSupported Network Features Video Controller PCI Signals Video ControllerVideo Controller Supported PCI Commands BE30L Command Type Target MasterResolution Refresh Rate Hz Colors Standard VGA Modes2.3 IB6566 South Bridge PCI InterfacePower Management Chipset Support ComponentsLegacy I/O Super I/O National* PC97317VUL Compatibility Interrupt ControlKeyboard and Mouse Connectors Power Management ControllerSerial Ports Parallel PortBios Flash External Device ConnectorsDefault I/O Apic Interrupt RoutingSTL2 Baseboard Interrupt Routing Diagram PIC mode STL2 Baseboard Interrupt Routing Diagram Symmetric mode Device Bus Number Device Number Slot ID Signal 2316 1511 PCI IdsRelationship between PCI IRQ and PCI Device STL2 PCI IDsRevision Page Baseboard Management Controller STL2 Server Board TPS Server ManagementSensor Number Sensor Type Monitoring Device Hardware SensorsServer Management STL2 Server Board TPS Sensor Type Sensor-Specific Event Remarks Code Offset PCI Serr Acpi EMPAC Link Mode Wake On LAN FunctionBios Overview STL2 Server Board TPS Basic Input Output System BiosSystem Bios Flash Update UtilityBasic Input Output System Bios STL2 Server Board TPS System Flash ROM LayoutSetup Utility Configuration Utilities OverviewSetup Utility Operation Setup Utility ScreenEntering Setup Utility Keyboard Command BarEnter Execute Command F1 HelpF9 Setup Defaults ← → Select MenuF5/- Change Value F6/+ Change ValueMain Menu Selections Main Menu SelectionsProcessor Settings Submenu Selections STL2 Server Board TPSBasic Input Output System BiosChoices or Display Feature Only Description User Setting Primary Master and Slave Adapters Submenu SelectionsMemory Reconfiruation Submenu Selections Advanced Menu SelectionsAdvanced Menu Selections Peripheral Configuration Submenu Selections 10. Numlock Submenu Selections PCI Device Submenu SelectionsOption ROM Submenu Selections Security Menu Selections 11. Security Menu Selections12. Secure Mode Submenu Selections System Hardware Menu Selections13. Server Menu Selections 14. Wake On Events Submenu SelectionsBoot Menu Selections 16. Boot Menu Selections17. Boot Device Priority Selections 15. Console Redirection Submenu SelectionsCmos Memory Definition Exit Menu Selections18. Hard Drive Selections 19. Removable Devices SelectionsLoading the System Bios Cmos Default OverrideFlash Update Utility User-supplied Bios Code Support OEM CustomizationMSB Scan Point Mask RAM/Stack/BDA Video/Keyboard Scan Point Definitions21. User Binary Area Scan Point Definitions Recovery Mode Language AreaOEM Splash Screen 22. Format of the User Binary Information StructureError Messages and Error Codes Post Codes23. Port-80h Code Definition Code Meaning24. Standard Bios Port-80 Codes Beeps ReasonPage Revision Post Error Codes and Messages 25. Recovery Bios Port-80 Codes26. Post Error Messages and Codes Basic Input Output System BIOSSTL2 Server Board TPSRevision Beeps Error Cause Recommended Action BMC Revision Level Identification Identifying Bios and BMC Revision LevelsBios Revision Level Identification Adaptec Scsi Utility Configuration Settings Adaptec Scsi UtilityRunning the Scsi Utility Bus Device Channel Selected Scsi Adapter27. Adaptec Scsi Utility Setup Configurations Option Recommended Setting or User Setting Display OnlyExiting Adaptec Scsi Utility This page intentionally left blank Page Jumper and connector location key for Figure STL2 Server Board TPS Jumpers and ConnectorsJumpers and Connectors STL2 Server Board TPS Back Panel location key for FigureSetting CMOS/Password Clear Jumper Block 1J15 Jumper BlocksClearing Cmos Clearing and Changing a PasswordJumper Block 1J15 Settings Perfoming a Bios Recovery Boot Setting Processor Frequency Jumper Block 5E1Jumper Block 1J15 Default Settings Setting Configuration Jumper Block 1L4Jumper Block 5E1 Settings Connectors Setting Configuration Jumper Block 6AJumper Block 1L4 Settings Jumper Block 6A Settings3 I2C Power Connector P37 Main ATX Power Connector P33Auxilary ATX Power Connector P34 System Fan Connectors P29, P27, P11 Processor Connectors P12, P36Speaker Connector P31 Speaker Connector P25Svga Video Port Diskette Drive Connector P2014. Video Port Connector Pinout Serial Ports COM1 and COM2 Keyboard and Mouse ConnectorsParallel Port 13 RJ-45 LAN Connector USB Connectors18. RJ-45 LAN Connector Signals 19. USB ConnectorsUltra Scsi Connector P9 Ultra160 Scsi Connector P820. Ultra Scsi Connector Pinout 21. Ultra160 Scsi ConnectorJumpers and Connectors STL2 Server Board TPS Pin Signal IDE Connector P1922. IDE Connector Pinout 18 32-Bit PCI Connector 23 -Bit PCI Connector Pinout19 64-Bit PCI Connector 24 -Bit PCI Connctor PinoutPin Description Front Panel 24-pin Connector Pinout P2325. Front Panel 24-pin Connector Pinout Jumpers and Connectors STL2 Server Board TPS This page intentionally left blank Page Calculated Power Consumption STL2 Server Board Calculated Power ConsumptionMeasured Power Consumption STL2 Server Board Measured Power ConsumptionPower Consumption STL2 Server Board TPS Devices +5V +12V Total WattageMechanical Specifications STL2 Server Board TPS Mechanical SpecificationsMechanical Specifications STL2 Server Board TPS Regulation Title Safety RegulationsRegulatory Compliance Ensure EMC Installation InstructionsEnsure Host Computer and Accessory Module Certifications Prevent Power Supply Overload Place Battery Marking on ComputerEurope United StatesInstallation Precautions Environmental LimitsUse Only for Intended Applications System Office EnvironmentSystem Environmental Testing This page intentionally left blank STL2 Server Board TPS Glossary Term DefinitionReference Documents Reference Documents STL2 Server Board TPSIndex STL2 Server Board EPS IndexIndex STL2 Server Board TPS Revision

STL2 specifications

The Intel STL2, known as the Intel Storage Technology Level 2, is a robust solution designed to elevate storage management and performance for enterprise-level applications. This next-generation system is specifically tailored for organizations that demand high reliability, scalability, and efficiency in their storage solutions.

One of the primary features of the Intel STL2 is its advanced data protection mechanisms. With integrated RAID (Redundant Array of Independent Disks) support, it ensures that data remains safe, even in the event of hardware failure. RAID configurations can be easily set up and managed, allowing businesses to choose the right balance between performance and redundancy based on their unique requirements.

In terms of performance, the STL2 leverages cutting-edge SSD (Solid State Drive) integration to provide high-speed data access and reduced latency. This capability is essential for modern applications that require quick retrieval of large volumes of data, making it suitable for environments like data analytics, AI, and cloud computing.

Scalability is another significant characteristic of the Intel STL2. It is designed to grow alongside an organization’s needs, supporting a diverse range of storage architectures. Whether a company is looking to expand its data center or transition to hybrid cloud solutions, the STL2 can accommodate additional storage resources effortlessly, ensuring that performance does not degrade as storage demands increase.

Moreover, the STL2 features advanced automation and management tools that simplify storage operations. The system allows for real-time monitoring and analytics, providing insights into storage health, performance metrics, and capacity forecasts. This level of visibility enables IT teams to optimize resource utilization and proactively address potential issues before they become critical.

Another notable technology integrated into the STL2 is Intel’s Open Storage Architecture, which promotes interoperability with various software and hardware platforms. This open approach facilitates seamless integrations with existing systems and enhances flexibility within dynamic IT environments.

Lastly, Intel STL2 prioritizes energy efficiency. Its design minimizes power consumption without sacrificing performance, helping organizations reduce their operational costs and carbon footprint.

In summary, the Intel STL2 stands out in the competitive landscape of storage solutions with its focus on data protection, high performance, scalability, advanced management features, open architecture compatibility, and energy efficiency. These characteristics make it an ideal choice for businesses looking to enhance their data storage capabilities in a rapidly evolving digital landscape.