Emerson CC1000DM user manual Carrier Card BUS Interface

Page 49

CARRIER CARD BUS INTERFACE

 

4

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

 

 

 

.

 

.

 

.

 

. .

 

The CC1000dm carrier card bus interface is provided by using the PLX PCI 6254 (HB6) 66 MHz transparent/non-transparent PCI-to-PCI bridge chip. This device implements a 64-bit primary data bus and 64-bit secondary data bus interface.

The PCI 6254 also provides read/write data buffering in both directions.

Selecting the appropriate jumper (see page 2-9)allows the CC1000dm carrier card to operate in systems that do not have a cPCI system controller. In this configuration, the CC1000dm can reside in any cPCI peripheral slot, though PCI accesses to and from cPCI are not supported. If a cPCI system controller is present in the system, it will not acknowledge the CC1000dm on the cPCI bus. In this configuration, all communication to and from the CC1000dm must be accessed through the PMC slots.

.F.E.A. T. .U.R. E. .S. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

The CC1000dm carrier card bus interface has the following features:

•Supports independent primary and secondary address spaces and address translation between cPCI and local PCI

•Clock controlled by M66en at 66 MHz

•64-bit primary data bus and a 64-bit secondary data bus interface

•Hot Swap (ability to remove the CC1000dm carrier card from the system without powering down, as well as the ability to insert it with the power on)

•Word or byte-organized, 1 kilobit serial ROM

.D.A. T. A. . .B.U. F. .F.E.R. S. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Data buffers include the buffers along with the associated data path control logic. Delayed transaction buffers contain the compare functionality for completing delayed transactions. The blocks also contain the watchdog timers associated with the buffers. The data buffers are as follows:

•Four simultaneous posted transactions in each direction

•Four simultaneous delayed transactions in each direction

10004281-02

CC1000dm User’s Manual 4-1

Page 48 Page 50
Image 49
Page 48 Page 50
Contents CC1000dm Revision Level Principal Changes Date Regulatory Agency Warnings & Notices EC Declaration of Conformity Contents Bridge Eeprom PCI Bridge Features PMC Module InstallationFigures G u r e s Tables Ta b l e s Registers G i s t e r s Overview Functional Overview N. .C.T.I.O. N. .A. L. . O. .V.E. R. .V.I.E.WProduct Certification Type SpecificationRoHS Compliance Technical References Terminology and NotationAdditional Information Device / Interface DocumentDocument 6CC1000dm User’s Manual 10004281-02 Width Depth SetupComponent Map, Top rev CC1000dm Circuit BoardCC1000dm Circuit Board Identification Numbers Connectors Fuses and Jumpers Jumper/Header Locations, Top View Multiple Option Selection JP3 CC1000dm SetupSignal Name Bit Selection CC1000dm SetupPin Signal Signal NameBit Selection Jumper Jumper Position ModeSelEnvironmental Considerations Power RequirementsOperational Checks Typical Current Voltage Range AmpsS. E. .T. .M. E. .T.H. O. .D.S Non-transparent Reset MethodsO. U. .B. L. E. .S.H. O. .O. T. I. N. .G Troubleshooting14CC1000dm User’s Manual 10004281-02 PMC/PCI Interface Device Mapping PMC Module InstallationC / P C I I N T E R F a C E VoltsTiming Interrupts Base cPCI Interrupt Transparent Mode Assignment SecondaryBase PCI Interrupt System controller modesInternal Arbiter Control Register CC1000dm Request/Grant Local PCI Bus Device Bridge Eeprom I.D. G. .E. .E.E. P. .R.O. MPCI 6254 Configuration Registers Power Management CSR PCI 6254 Configuration Registers38h Reserved Status PCI Identification Values PCI 6254 Bridge ModeVendor Device Subsystem ID hex I. .B.U. S. . C. .O. N. .T.R. O. .L. .S.I.G. N. .A.L. S PCI Bus Control SignalsPCI Bus Control Signals Pin J11 J12 J13 J14 PMC Connector Pin AssignmentsJ13 J14 Pin J11 J12 Pin J11Pin J21 J23 J24 Pin J21 J22Pin J21 J22 J23 J24 Carrier Card BUS Interface Arbitration and Device Selection O. C. .K. .G. E. .N. E. R. .A.T. I.O. .NModel Description Hot SwapHot Swap ImplementationSignal Description CC1000dm Control SignalsPin Row Z Row a Row B Row C Row D Row E Row F Pin Row Z Row a Row B Row C Row D Row E Backplane Connector Pin AssignmentsPin Row a Row B Row C Row D Row E Row F Row FPin Row a Row B Row C Row D Row E Backplane Connector Pin Assignments 10CC1000dm User’s Manual 10004281-02 PrPMC CPCIO s s a r y Index D e Page W. a r t e s y n c p . c o m
Top Page Image Contents