Texas Instruments TMS320DM643 manual Table A-1. Document Revision History

Page 55

www.ti.com

Appendix A

Appendix A Revision History

Table A-1lists the changes made since the previous version of this document.

	Table A-1. Document Revision History
Reference	Additions/Modifications/Deletions
Global	Changed DDR_CLKO to DDR_CLK in text, figures, and tables.
Global	Changed DDR_CLKO to DDR_CLK in text, figures, and tables.
Global	Changed DDR_BS[2:0] to DDR_BA[2:0] in text, figures, and tables.
Section 2.1	Changed paragraph.
Section 2.1.1	Changed subsection.
Figure 2	Changed figure.
Figure 3	Changed figure.
Table 2	Changed pin name for Clock and Bank address.
Figure 4	Changed signal name for Clock and Bank address.
Figure 5	Changed signal name for Clock and Bank address.
Figure 6	Changed signal name for Clock and Bank address.
Section 2.4.3	Changed third sentence.
Figure 7	Changed signal name for Clock and Bank address.
Section 2.4.4	Changed third sentence in first paragraph.
Figure 8	Changed signal names.
Figure 9	Changed signal names.
Section 2.4.6	Changed second sentence in second paragraph.
Figure 10	Changed signal name for Clock and Bank address.
Table 15	Changed DDR_A[10] value.
Figure 16	Changed figure.
Section 2.16.1	Changed step 2 in second paragraph.
Figure 17	Changed figure.
Figure 18	Changed figure.
Section 3.2.2	Changed RR equation in second paragraph.
Table 27	Changed equation in Description of RR bits 15-0.
Table 28	Changed equation in Description of bits.
Table 29	Changed equation in Description of T_XSNR bits 22-16.
	Changed equation in Description of T_RTP bits 7-5.
Table 35	Changed Value and Description of Reserved bits 31-6.

SPRU986B–November 2007	Revision History	55
Submit Documentation Feedback

Image 55

Contents Users Guide Submit Documentation Feedback Contents List of Figures List of Tables Read This First Purpose of the Peripheral FeaturesSupported Use Case Statement Functional Block DiagramIndustry Standards Compliance Statement Clock Source Clock Control3 DDR2 Memory Controller Internal Clock Domains Clock ConfigurationPLLC2 Configuration Memory MapPin Type Description Signal DescriptionsDDR2 Memory Controller Signal Descriptions Clock enable Active highProtocol Descriptions DDR2 Sdram CommandsTruth Table for DDR2 Sdram Commands Command FunctionRefresh Command Refresh ModeDeactivation Dcab and Deac Dcab CommandDeac Command Activation Actv Actv CommandDDR2 Read Command Read CommandDDR2 WRT Command Write WRT CommandDDR2 MRS and Emrs Command Mode Register Set MRS and EmrsAddressable Memory Ranges Memory Width and Byte AlignmentInternal Data 64-Bit DDRA2 DDRD310 Endianness ConsiderationsBit External Memory Internal Data 64-Bit DDRA21 DDRD150Address Mapping Bank Configuration Register Fields for Address MappingBit Field Bit Value Bit Description Logical Address-to-DDR2 Sdram Address Map for 16-bit Sdram Logical Address-to-DDR2 Sdram Address Map for 32-Bit SdramLogical Address-to-DDR2 Sdram Address Map DDR2 Sdram Column, Row, and Bank Access DDR2 Memory Controller Fifo Description DDR2 Memory Controller InterfaceCommand Ordering and Scheduling, Advanced Concept Possible Race Condition Command StarvationUrgency Level Description Self-Refresh ModeRefresh Scheduling Refresh Urgency LevelsReset Sources Reset ConsiderationsReset Signal Reset Source Auto-Initialization Sequence VTP IO Buffer CalibrationDDR2 Memory Controller DDR2 Sdram Configuration by MRS CommandDDR2 Sdram Configuration by EMRS1 Command Initializing Configuration RegistersPeripheral Architecture Interrupt Support Power ManagementDMA Event Support Emulation Considerations Supported Use Cases Connecting the DDR2 Memory Controller to DDR2 MemoryConnecting DDR2 Memory Controller for 32-Bit Connection DDR2 Memory Refresh Specification Configuring Sdram Bank Configuration Register SdbcrSdram Bank Configuration Register Sdbcr Configuration Configuring Sdram Refresh Control Register SdrcrDDR2 Data Register Field Manual Data Manual Formula Configuring Sdram Timing Registers Sdtimr and SDTIMR2Sdram Timing Register Sdtimr Configuration Sdram Timing Register 2 SDTIMR2 ConfigurationD63-32 Configuring DDR PHY Control Register DdrphycrDDR PHY Control Register Ddrphycr Configuration Register Field Name DescriptionDDR VTP Register Sdram Status Register SdrstatSdram Status Register Sdrstat Field Descriptions Acronym Register DescriptionSdram Bank Configuration Register Sdbcr Field Descriptions Sdram Bank Configuration Register SdbcrBit Field Value Description Reserved Reserved. Always write a 0 to this bit Sdram Refresh Control Register Sdrcr Field Descriptions Sdram Refresh Control Register SdrcrSdram Timing Register Sdtimr Field Descriptions Sdram Timing Register SdtimrSdram Timing Register 2 SDTIMR2 Field Descriptions Sdram Timing Register 2 SDTIMR2Peripheral Bus Burst Priority Register Pbbpr Peripheral Bus Burst Priority Register PbbprInterrupt Raw Register IRR Field Descriptions Interrupt Raw Register IRRInterrupt Masked Register IMR Field Descriptions Interrupt Masked Register IMRInterrupt Mask Set Register Imsr Field Descriptions Interrupt Mask Set Register ImsrInterrupt Mask Clear Register Imcr Field Descriptions Interrupt Mask Clear Register ImcrDDR PHY Control Register Ddrphycr Field Descriptions DDR PHY Control Register DdrphycrVTP IO Control Register Vtpiocr Field Descriptions VTP IO Control Register VtpiocrDDR VTP Register Ddrvtpr Field Descriptions DDR VTP Enable Register DdrvtperDDR VTP Enable Register Ddrvtper Field Descriptions DDR VTP Register DdrvtprAdditions/Modifications/Deletions Table A-1. Document Revision HistoryImportant Notice