Omega OME-PIO-D144 manual Hardware configuration, Board Layout

Page 7

2. Hardware configuration

2.1 Board Layout

 

CN1

 

CN2

CN3

 

CN4

 

CN5

CN6

 

 

 

 

 

 

 

 

 

 

 

 

 

CN1_PA

 

CN2_PA

 

CN3_PA

 

CN4_PA

 

CN5_PA

 

CN6_PA

 

CN1_PB

 

CN2_PB

 

CN3_PB

 

CN4_PB

 

CN5_PB

 

CN6_PB

 

CN1_PC

 

CN2_PC

 

CN3_PC

 

CN4_PC

 

CN5_PC

 

CN6_PC

37

 

 

 

 

 

 

 

 

 

 

 

SubD-

50-PIN

50-PIN

50-PIN

50-PIN

50-PIN

PIO-D144OME-

PCI BUS

----- 5

OME-PIO-D144 User’s Manual (Ver.2.1, Sep/2001)

Image 7
Contents User’sGuide Czech Republic CanadaMexico BeneluxOME-PIO-D144 Table of Contents Demo Program All signals are TTL compatible SpecificationsProduct Check List Board Layout Hardware configurationI/O Port Location Enable I/O OperationRefer to DEMO1.C for demo program O Architecture Interrupt Operation If INT signal is Low now Æ select the non-inverted inputMake sure the initial level is High or Low Refer to DEMO3.C for source code Refer to DEMO4.C for source code CN1PC0 CN1PC1 CN1PC2 CN1PC3 If PC1 is active OME-DB-8125 Daughter BoardsOME-DB-37 OME-DN-37 & OME-DN-50OME-ADP-37/PCI & OME-ADP-50/PCI OME-PIO-D144 OME-DB-24P/24PD Isolated Input BoardOME-DB-24P OME-DB-24PD OME-DB-24R/24RD Relay Board OME-DB-24PR OME-DB-24PR/24POR/24CCOM OME-DB-24PR Daughter Board Comparison Table VCC Pin AssignmentGND OME-PIO-D144 User’s Manual Ver.2.1, Sep/2001 PC’s physical slot information How to Find the I/O AddressResource-allocated information PIO/PISO identification informationOME-PISO-P8R8 OME-PIO-821OME-PISO-P32C32 OME-PISO-P32A32PIODriverInit&wBoards, wSubVendor,wSubDevice,wSubAux PIODriverInitPIOGetConfigAddressSpace ShowPIOPISO Slot5 0x0A Slot6 0x08 Slot7 0x09 Slot8 0x07 Assignment of I/O AddressOME-PIO-D144 User’s Manual Ver.2.1, Sep/2001 Address Read Write RESET\ Control RegisterRESET\ I/O Address MapCN1PC3 CN1PC2 CN1PC1 CN1PC0 AUX Control RegisterAUX data Register INT Mask Control RegisterInterrupt Polarity Control Register Aux Status RegisterActive I/O Port Control Register Read/Write 8-bit data RegisterCN6PC CN6PB CN6PA CN5PC CN5PB CN5PA 9 I/O Selection Control RegisterCN2PC CN2PB CN2PA CN1PC CN1PB CN1PA CN4PC CN4PB CN4PA CN3PC CN3PB CN3PA\TC\LARGE\LIB\PIO.H \TC\LARGE\\TC\LARGE\LIB\ \TC\LARGE\DEMO?\OME-PIO-D144.H Demo1 Use D/O of CN1 CN3 CN4 Demo2 Use D/O of CN1~CN6 PA/PB/PC COUNT=0 Demo3 Interrupt demo1Refer to Sec .5.1 for more information Demo4 Interrupt demo2 Refer to Sec .5.2 for more information Demo5 Interrupt demo3 CN1PC1 OME-PIO-D144 User’s Manual Ver.2.1, Sep/2001 Demo 6 Outport of CN1-CN6 OME-PIO-D144 User’s Manual Ver.2.1, Sep/2001 Demo10 Find Card Number OME-PIO-D144 User’s Manual Ver.2.1, Sep/2001 WARRANTY/DISCLAIMER Temperature