Cypress CY7C1145V18, CY7C1141V18, CY7C1143V18 Switching Waveforms Read/Write/Deselect Sequence

Page 24

CY7C1141V18, CY7C1156V18

CY7C1143V18, CY7C1145V18

Switching Waveforms

Read/Write/Deselect Sequence

Figure 7. Waveform for 2.0 Cycle Read Latency [30, 31, 32]

NOP	READ	WRITE	READ	WRITE	NOP
1	2	3	4	5	6	7	8

tKH

tKL tCYC tKHKH

RPS
tSC tHC	t SC tHC

WPS

QVLD

A0	A1	A2		A3
tSA tHA	t	HD		tSD		tHD
tSA tHA	t SD	HD		tSD
	t SD
		D10	D11	D12	D13	D30	D31	D32	D33
	tQVLD
			tCO		tDOH			tCQDOH
		tCLZ	tCO			tCQD		tCQDOH
		tCLZ				tCQD

tQVLD

tCHZ

Q00Q01Q02 Q03Q20

(Read Latency = 2.0 Cycles)			t
		tCQOH	CCQO

tCQH tCQHCQH		t	CCQO
	tCQOH

Q21 Q22Q23

DON’T CARE

UNDEFINED

Notes

30.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.

31.Outputs are disabled (High-Z) one clock cycle after a NOP.

32.In this example, if address A2 = A1, then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Document Number: 001-06583 Rev. *D

Page 24 of 28

[+] Feedback

Image 24

Contents Features ConfigurationsFunctional Description Selection GuideLogic Block Diagram CY7C1141V18 Logic Block Diagram CY7C1156V18Logic Block Diagram CY7C1143V18 Logic Block Diagram CY7C1145V18Pin Configurations CY7C1141V18 2M xCY7C1156V18 2M x NC/144MCY7C1143V18 1M x CY7C1145V18 512K xWPS BWS WPS BWS RPSPin Definitions Pin Name Pin DescriptionBWS2, BWS3 QvldPower Supply Inputs to the Core of the Device Power Supply Inputs for the Outputs of the DeviceTDO for Jtag TCK Pin for JtagFunctional Overview Read OperationsWrite Operations Byte Write OperationsValid Data Indicator Qvld Depth ExpansionProgrammable Impedance Echo ClocksApplication Example Sram #4BUS Master OperationWrite Cycle Descriptions CommentsRemains unaltered During the data portion of a write sequenceWrite cycle descriptions of CY7C1145V18 follows.2 DeviceInto the device. D359 remains unaltered Device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram Tap Controller State Diagram11TAP Controller Block Diagram TAP Electrical CharacteristicsTAP Controller Parameter Description Test Conditions Min Max UnitTAP AC Switching Characteristics TAP Timing and Test ConditionIdentification Register Definitions Scan Register SizesInstruction Codes Boundary Scan Order Bit # Bump IDPower Up Sequence in QDR-II+ Sram Power Up SequencePower Up Waveforms DLL ConstraintsElectrical Characteristics AC Electrical CharacteristicsMaximum Ratings Operating RangeCapacitance Thermal ResistanceAC Test Loads and Waveforms Parameter Description Test Conditions Max UnitSwitching Characteristics Cypress Consortium Description 375 MHz 333 MHz 300 MHz UnitParameter Min Max DLL TimingSwitching Waveforms Read/Write/Deselect Sequence Waveform for 2.0 Cycle Read Latency 30, 31Diagram Ordering InformationSpeed Ordering Code Package Package Type Operating CY7C1156V18-375BZXI CY7C1143V18-375BZXI CY7C1145V18-375BZXI300 Package Diagram Ball Fbga 13 x 15 x 1.4 mmECN No Issue Date Orig. Description of Change Document HistoryVKN/KKVTMP VKN/AESA