Cypress CY7C1145V18 TAP Controller Block Diagram, TAP Electrical Characteristics, Gnd ≤ Vi ≤ Vdd

Page 16

CY7C1141V18, CY7C1156V18

CY7C1143V18, CY7C1145V18

TAP Controller Block Diagram

Figure 3. Tap Controller Block Diagram

TDI

						0
				Bypass Register
Selection				2	1	0	Selection	TDO
Circuitry	Instruction Register						Circuitry
	Instruction Register
31	30 29 .		.	2	1	0
	Identification Register
106	. .	.	.	2	1	0
	Boundary Scan Register

TCK TMS

TAP Controller

TAP Electrical Characteristics

The Tap Electrical Characteristics table over the operating range follows.[12, 13, 14]

Parameter	Description	Test Conditions	Min	Max	Unit
VOH1	Output HIGH Voltage	IOH = −2.0 mA	1.4		V
VOH2	Output HIGH Voltage	IOH = −100 μA	1.6		V
VOL1	Output LOW Voltage	IOL = 2.0 mA		0.4	V
VOL2	Output LOW Voltage	IOL = 100 μA		0.2	V
VIH	Input HIGH Voltage		0.65 VDD	VDD + 0.3	V
VIL	Input LOW Voltage		–0.3	0.35 VDD	V
IX	Input and Output Load Current	GND ≤ VI ≤ VDD	–5	5	μA

Notes

12.These characteristic pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics table.

13.Overshoot: VIH(AC) < VDDQ + 0.35V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > −0.3V (Pulse width less than tCYC/2).

14.All voltage refer to ground.

Document Number: 001-06583 Rev. *D

Page 16 of 28

[+] Feedback

Image 16

Contents Features ConfigurationsFunctional Description Selection GuideLogic Block Diagram CY7C1141V18 Logic Block Diagram CY7C1156V18Logic Block Diagram CY7C1143V18 Logic Block Diagram CY7C1145V18Pin Configurations CY7C1141V18 2M xCY7C1156V18 2M x NC/144MCY7C1143V18 1M x CY7C1145V18 512K xWPS BWS WPS BWS RPSPin Definitions Pin Name Pin DescriptionBWS2, BWS3 QvldPower Supply Inputs to the Core of the Device Power Supply Inputs for the Outputs of the DeviceTDO for Jtag TCK Pin for JtagFunctional Overview Read OperationsWrite Operations Byte Write OperationsValid Data Indicator Qvld Depth ExpansionProgrammable Impedance Echo ClocksApplication Example Sram #4BUS Master OperationWrite Cycle Descriptions CommentsRemains unaltered During the data portion of a write sequenceWrite cycle descriptions of CY7C1145V18 follows.2 DeviceInto the device. D359 remains unaltered Device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram Tap Controller State Diagram11TAP Controller Block Diagram TAP Electrical CharacteristicsTAP Controller Parameter Description Test Conditions Min Max UnitTAP AC Switching Characteristics TAP Timing and Test ConditionScan Register Sizes Identification Register DefinitionsInstruction Codes Boundary Scan Order Bit # Bump IDPower Up Sequence in QDR-II+ Sram Power Up SequencePower Up Waveforms DLL ConstraintsElectrical Characteristics AC Electrical CharacteristicsMaximum Ratings Operating RangeCapacitance Thermal ResistanceAC Test Loads and Waveforms Parameter Description Test Conditions Max UnitSwitching Characteristics Cypress Consortium Description 375 MHz 333 MHz 300 MHz UnitParameter Min Max DLL TimingSwitching Waveforms Read/Write/Deselect Sequence Waveform for 2.0 Cycle Read Latency 30, 31Diagram Ordering InformationSpeed Ordering Code Package Package Type Operating CY7C1156V18-375BZXI CY7C1143V18-375BZXI CY7C1145V18-375BZXI300 Package Diagram Ball Fbga 13 x 15 x 1.4 mmECN No Issue Date Orig. Description of Change Document HistoryVKN/KKVTMP VKN/AESA