Cypress CY7C1150V18 manual TAP Controller State Diagram, Shows the tap controller state diagram

Page 14

CY7C1146V18, CY7C1157V18

CY7C1148V18, CY7C1150V18

TAP Controller State Diagram

Figure 2 shows the tap controller state diagram. [10]

Figure 2. Tap Controller State Diagram

TEST-LOGIC RESET

TEST-LOGIC/ IDLE

1	SELECT		1	SELECT		1
1	SELECT		1	SELECT
	DR-SCAN			IR-SCAN
	0			0
	1			1
	CAPTURE-DR			CAPTURE-IR
	0			0
	SHIFT-DR		0	SHIFT-IR		0
	1			1
	EXIT1-DR		1	EXIT1-IR		1
	EXIT1-DR			EXIT1-IR
	0			0
	PAUSE-DR		0	PAUSE-IR		0
	1			1
	0			0
	EXIT2-DR			EXIT2-IR
	1			1
	UPDATE-DR			UPDATE-IR
	1	0		1	0
		0			0

Note

10. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

Document Number: 001-06621 Rev. *D

Page 14 of 27

[+] Feedback

Image 14

Contents Selection Guide Functional Description FeaturesConfigurations Description 375 MHz 333 MHz 300 MHz UnitLogic Block Diagram CY7C1146V18 Logic Block Diagram CY7C1157V18Logic Block Diagram CY7C1148V18 Logic Block Diagram CY7C1150V18CY7C1157V18 2M x Pin ConfigurationsCY7C1146V18 2M x TMSBWS CY7C1148V18 1M xCY7C1150V18 512K x TMS TDISynchronous Read/Write Input. When Pin DefinitionsPin Name Pin Description Negative Input Clock InputTDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for JtagFunctional Overview Master Truth TableSRAM#1 SRAM#2 OperationComments When the Data portion of a write sequence is activeWrite Cycle Descriptions Remains unalteredWritten into the device. D359 remains unaltered Write cycle descriptions of CY7C1148V18 follows, 3Written into the device Into the device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram Shows the tap controller state diagramTAP Controller TAP Controller Block DiagramTAP Electrical Characteristics Parameter Description Test Conditions Min Max UnitTAP AC Switching Characteristics TAP Timing and Test ConditionInstruction Codes Identification Register DefinitionsScan Register Sizes Boundary Scan Order Bit # Bump IDPower Up Waveforms Power Up Sequence in DDR-II+ SramPower Up Sequence DLL ConstraintsOperating Range Electrical CharacteristicsMaximum Ratings AC Input RequirementsAC Test Loads and Waveforms CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitParameter Min Max Switching CharacteristicsCypress Consortium Description 375 MHz 333 MHz 300 MHz Unit DLL TimingNOP Switching WaveformsRead/Write/Deselect Sequence Read NOP WriteOrdering Information 300 Package Diagram Ball Fbga 13 x 15 x 1.4 mmNXR ECN No Issue Date Orig. Description of ChangeDocument History VKN/KKVTMP