Cypress CY7C1148V18, CY7C1146V18 Maximum Ratings, Operating Range, Electrical Characteristics

Page 20

CY7C1146V18, CY7C1157V18 CY7C1148V18, CY7C1150V18

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature ................................ –65°C to + 150°C

Ambient Temperature with Power Applied –55°C to + 125°C

Supply Voltage on VDD Relative to GND

–0.5V to + 2.9V

Supply Voltage on VDDQ Relative to GND

–0.5V to + VDD

DC Applied to Outputs in High-Z

–0.5V to VDDQ + 0.3V

DC Input Voltage[12]

–0.5V to V + 0.3V

 

 

DD

Current into Outputs (LOW)

20 mA

Static Discharge Voltage (MIL-STD-883, M 3015)....

>2001V

Latch up Current

>200 mA

Operating Range

 

Ambient

VDD[16]

VDDQ[16]

Range

Temperature

Commercial

0°C to +70°C

1.8 ± 0.1V

1.4V to

 

 

 

VDD

Industrial

–40°C to +85°C

 

Electrical Characteristics

The DC Electrical Characteristics over the operating range follows. [13]

Parameter

Description

 

 

 

Test Conditions

Min

Typ

Max

Unit

VDD

Power Supply Voltage

 

 

 

 

 

 

 

 

 

1.7

1.8

1.9

V

VDDQ

IO Supply Voltage

 

 

 

 

 

 

 

 

 

1.4

1.5

VDD

V

VOH

Output HIGH Voltage

Note 17

 

 

 

 

 

 

VDDQ/2 – 0.12

 

VDDQ/2 + 0.12

V

VOL

Output LOW Voltage

Note 18

 

 

 

 

 

 

VDDQ/2 – 0.12

 

VDDQ/2 + 0.12

V

VOH(LOW)

Output HIGH Voltage

IOH = –0.1 mA, Nominal Impedance

VDDQ – 0.2

 

VDDQ

V

VOL(LOW)

Output LOW Voltage

IOL = 0.1 mA, Nominal Impedance

VSS

 

0.2

V

VIH

Input HIGH Voltage

 

 

 

 

 

 

 

 

 

VREF + 0.1

 

VDDQ + 0.15

V

VIL

Input LOW Voltage

 

 

 

 

 

 

 

 

 

–0.15

 

VREF – 0.1

V

IX

Input Leakage Current

GND ≤ VI ≤ VDDQ

 

 

 

–2

 

2

μA

IOZ

Output Leakage Current

GND ≤ VI ≤ VDDQ, Output Disabled

–2

 

2

μA

VREF

Input Reference Voltage[19]

Typical Value = 0.75V

 

 

0.68

0.75

0.95

V

IDD [20]

VDD Operating Supply

VDD = Max, IOUT = 0 mA,

 

300 MHz

 

 

850

mA

 

 

f = fmax = 1/tCYC

 

 

 

 

 

 

 

 

 

 

 

 

 

333 MHz

 

 

920

mA

 

 

 

 

 

 

 

 

 

 

375 MHz

 

 

1020

mA

 

 

 

 

 

 

 

 

 

 

ISB1

Automatic Power Down

Max VDD, Both Ports

 

 

300 MHz

 

 

250

mA

 

Current

Deselected, VIN

≥ VIH or

 

 

 

 

 

 

 

 

333 MHz

 

 

260

mA

 

 

V

 

≤ V

f = f

 

= 1/t

 

,

 

 

 

 

 

IN

IL

 

max

 

CYC

 

 

 

 

 

 

 

 

Inputs Static

 

 

 

 

375 MHz

 

 

290

mA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AC Input Requirements

Over the operating range[12]

Parameter

Description

Test Conditions

Min

Typ

Max

Unit

VIH

Input HIGH Voltage

 

VREF + 0.2

VDDQ + 0.24

V

VIL

Input LOW Voltage

 

–0.24

VREF – 0.2

V

Notes

16.Power up: Is based on a linear ramp from 0V to VDD(min) within 200 ms. During this time VIH < VDD and VDDQ < VDD.

17.Outputs are impedance controlled. IOH = –(VDDQ/2)/(RQ/5) for values of 175Ω < RQ < 350Ω.

18.Outputs are impedance controlled. IOL = (VDDQ/2)/(RQ/5) for values of 175Ω < RQ < 350Ω.

19.VREF (min) = 0.68V or 0.46 VDDQ, whichever is larger, VREF (max) = 0.95V or 0.54 VDDQ, whichever is smaller.

20.The operation current is calculated with 50% read cycle and 50% write cycle.

Document Number: 001-06621 Rev. *D

Page 20 of 27

[+] Feedback

Image 20
Contents Features ConfigurationsSelection Guide Functional Description Description 375 MHz 333 MHz 300 MHz UnitLogic Block Diagram CY7C1146V18 Logic Block Diagram CY7C1157V18Logic Block Diagram CY7C1148V18 Logic Block Diagram CY7C1150V18Pin Configurations CY7C1146V18 2M xCY7C1157V18 2M x TMSCY7C1148V18 1M x CY7C1150V18 512K xBWS TMS TDIPin Definitions Pin Name Pin DescriptionSynchronous Read/Write Input. When Negative Input Clock InputPower Supply Inputs to the Core of the Device Power Supply Inputs for the Outputs of the DeviceTDO for Jtag TCK Pin for JtagFunctional Overview Truth Table SRAM#1 SRAM#2Master OperationWhen the Data portion of a write sequence is active Write Cycle DescriptionsComments Remains unalteredWrite cycle descriptions of CY7C1148V18 follows, 3 Written into the deviceWritten into the device. D359 remains unaltered Into the device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram Shows the tap controller state diagramTAP Controller Block Diagram TAP Electrical CharacteristicsTAP Controller Parameter Description Test Conditions Min Max UnitTAP AC Switching Characteristics TAP Timing and Test ConditionInstruction Codes Identification Register DefinitionsScan Register Sizes Boundary Scan Order Bit # Bump IDPower Up Sequence in DDR-II+ Sram Power Up SequencePower Up Waveforms DLL ConstraintsElectrical Characteristics Maximum RatingsOperating Range AC Input RequirementsCapacitance Thermal ResistanceAC Test Loads and Waveforms Parameter Description Test Conditions Max UnitSwitching Characteristics Cypress Consortium Description 375 MHz 333 MHz 300 MHz UnitParameter Min Max DLL TimingSwitching Waveforms Read/Write/Deselect SequenceNOP Read NOP WriteOrdering Information 300 Package Diagram Ball Fbga 13 x 15 x 1.4 mmECN No Issue Date Orig. Description of Change Document HistoryNXR VKN/KKVTMP